


700

**SUBSCRIBER  
SPATIAL**



**FAULT FINDING GAME**

**LAPTOP VOLTAGE  
SEQUENCE WITH THEIR  
CONTROLLING SIGNALS**

**PAID CONTENT FOR FREE**

# ① LAPTOP Voltage

Date: / /

## Sequence Diagram

(63)



Stage → 1. + 3.3V RTC Vcc (cell)

(i) RTERST#

(ii) SRTERST#

(iii) Intruder#

(iv) 32.768 KHZ crystal.

Stage → 2 +19V ~~Power~~ - Power - SRE

[Changing ie verification the +19V]

Stage → 3 Step Down Section ①

(i) +3.3 Volt LDO / +3VREG 100mA

Trigger ① (ii) +5V LDO or +5VREG 100mA

Stage → 4 Step Down Section ②

(i) +5V ALWS

Coil (S5)

TRIGGER (2) (ii) +3.3 - ALWS

Stage → 5 Sus-level Power (S4 or S3) (VS)

(i) +3V - Sus

(iv) RAM Voltage (1.5 or 1.2)V

(ii) +5V - Sus

(v) 2.5V VPP (DDR4)

(iii) +1.5V - Sus (RAM)

Stage → 6 RUN - Level Power (S0)

(i) +3V - RUN

1. LAN ic

(ii) +5V RUN

2. AUDIO ic


3. VCODE TC

# Controlling Signal

Date: / /

②

Stage-1 3.3V RTE Voltage is created  
By RTE cell & 3V LDO



Stage → 2 +19V in to the 1st Mosfet then 2nd mosfet & then current sense resistor. 1 & 2 Mosfet controlled by the changing ic. [Verify the changes]

Stage → 3 LDO 3.3 & LDO 5V in Enable by LDO-EN signal

Stage-4 3.3V ALWS & 5V ALWS coil voltage in Enable by EC-ON (control by the i/o) SUS-PWR

Stage-5 SUS Level Power are control by

PEH on I/O. PEH → SLP-SA#

(S4 on S3)

I/O → ~~...~~ - SYS-ON#

Stage-5

~~...~~ SUSP#

Run level Power are control by

PEH on I/O

PEH → SLP-S3#

I/O → ~~...~~ RUN-ON

3



(iii) + RAM - RUN

(iv) + 1.8 V - RUN

(v) + 1 V - RUN

(vi) + 1.05V - PCH      or Some-time  
VCCSA

Stage -> 7 + CPU - CORE (Processor)

Stage -> 8 + GFX - CORE (Processor)

④

Date: / /



PEH\_PWR\_GOOD Enable the  
VeeSA

Stage → 7

PEH Power good signal on RUN-Level Power

good signal received by the SIO, in-between

SIO gives us IMVP\_VRON or VRON-EN.

Which is Enable our Core Voltage.


Stage → 8 • When Core Power-GD

~~VR-Ready~~ (VR-Ready) Received by the I/O

I/O release GFX\_EN to

Enable the GPU of the Processor Power.

~~VR-Ready~~



(5)

Date: / /




Sometime

When PWR GD received by the I/O  
& I/O circuit

PCH - PWR - OK

&

HW - PWR - GD



& After PCH receive the  
SYS - PWR - OK the clock of the  
Mother board is started

(25 MHz or 24 MHz)

Crystal

frequency

& then PLT - RST #, Distributed

⑥

to the motherboard & Auto enable  
the CPU.

The CPU starts to head  
the bios.

After the bios reading CPU Activate  
the VIDS & core starts the Actual  
core voltage with high current.

Now properly the  $V_{core}$  voltage  
is created with proper CPU  
voltage.

↓  
DRAM\_RST is created

↓  
final  $V_{cc}$  Gfx.


7

Date: / /

Triggering of the Laptop Motherboards,

LDOs present on the

(i) 3.3V ~~ON/OFF~~ ON/OFF Switch.

(ii) i/o received the High Low high sequence 

(iii) 3.3V present on the i/o (LDO)

(iv) At this time I/O also have the information about LID Switch.

Active High (3.3)

After triggering the Power Switch.

i/o out

(i) Power BT out (PBTN-OUT#)

(ii) LID Switch out (EC-LID-out#)

(iii) RSM-RST (EC-RSMRST#)

I/O Triggering Section is OK



⑧

PEH reply to the I/O with 3 signals.

- (i) SLP-S5# (S5) → Step Down
- (ii) SLP-S4# (S3) → Sub Power
- (iii) SLP-S3# (S0) → Run Power

At this time PEH say to the I/O to turn ON all the voltage regulators

STEP by STEP.

Note:

- (i) When SLP-S5# is received by the I/O then I/O created the Enable signal for 3.85V ALWAYS Power (S5)

When SLP-S4# is received by the I/O then I/O created the  $\bar{S}$  SYS-ON or SUBP# to start the sub-level power. (S4 or S3)

9

(iii) finally when i/o received the SLP-S3#  
the i/o create the RUN-ON or RUN-PWR-  
ON (So)

The Actual Voltage Sequence

(i) SLP-S5#

ii) 3 & 5 ALWS

iii) SLP-SA#

iv) 3 & 5 SW Level Conversion with  
Ram & VPP (DDR4)

(vi) SLP-S3#

(vi) all Run Level Supply