

LAPTOP Clock Data & PLT

①

CLK, Data, reset, X

Date: 05/01/24

CLK, PLT, Data [CPD] ✓


1. Mother board Power Sequence is Complete. (Power level OK)

2. Then SYS-PWR-OK is created & SYS-PWR-OK is coming to the PCH.

3. PCH external 25 or 24 MHz crystal is start oscillation (frequency).

(out) internal frequency

X₁ 25 or 24 MHz (input)



external

1. 33 MHz → 4

2. 100 MHz → 10

3. 120 MHz → 1

4. 24 MHz → 1

5. 48 MHz → 1

use in

1. 33 MHz Clock → LPC Communication (PCI/LPC)

2. 100 MHz → SM Bus Data & I²C logic

3. 24 MHz → use for sound

4. 48 MHz → use for USB

②


Always remember 1st gen

Date: / /


Motherboard has clk generator ^{1st gen}

1. Input source frequency $\rightarrow 25\text{MHz}$ (~~25MHz~~)
2. Soc on 4th gen (Aptex) $\rightarrow 24\text{MHz}$

Note:



Blue Clock / Green Clock



$\rightarrow 14.183\text{MHz}$ (into the PEH)

Green Clock

1. RTE vcc \rightarrow out signal 3.3

2. 25MHz

3. 27MHz


4. 32.768 kHz RTE

③

Note:- if 25MHz ~~external~~ external PCH crystal is not working We have No Display. (Low Ampere). (Power on but no Display)

At that time if you Do ^{the} BIOS then it could not work. (frequency is missing)


4. clock is Distributed to the entire MBD & PLT_RST# is created by the PCH.



5. PLT_RST# is Auto enable the CPU & CPU ~~and~~ start reading the Bios.

6. Now Data is created.

Main Bios (PCH Bios)



④

Date: / /

Pin Details with Graph



1. CS \rightarrow Chip Select

1. Chip select

2. RAM Select

2. Do/S₀ \rightarrow Data out / system out.


1. Data output



3. WP \rightarrow Write Protect (3.3V) (Power)

4. GND \rightarrow

5. DI/S₁ \rightarrow Data input / system input



6. CLK \rightarrow Frequency

7. Hold / Reset / \bar{R}/O_3 \rightarrow 3.3V (Power)



⑤

Date : / /

Vcc :- 3.3V Power.

So, for No Display Case
We have to check.

1. After Power

2. LPC - CLK & PCI - CLK 33MHz DSO

3. ~~check for data~~ Check for PLT_RST#
3.3V

4. Bios input & out Data.

5. LAD → Data. (LPC)

Remember This :-

PC# ↔ I/O → Communication occurs
through LPC Bus

PC# ↔ Bios → SPI Bus Communication

⑥

Date: / /

✱ Note a very important point here


on the SPI Communication line ~~there~~ There
was 2 resistance present on the Bios
Data input on system input (DI/SI) line & Bios
Data out on system out (DO/SO) line.

This 2 resistors has low value
with very low tolerance level. (1%)

This resistors carry Data with high
frequency they tends to Break.

Main \rightarrow ~~value~~ Value Shift.

CPU & PCH.



Communication happens through
DMI & FDI Path

CPU \leftrightarrow RAM \rightarrow Communication happens
through SMClock & SMData ✱

⑦

Date : / /



CPU RESET, DRAM RST#

RAS,

CAS,

Write Enable etc.

Now The 'important Note' is:-

All the communication line should be connected properly (may be directly or through resistor)

if track is open or high resistance is present on the communication line then you have a big problem.

most cases we found that our data line with high frequency track resistance gone bad.

Because this line carry high current with data

clock & data line

Must check thoroughly



8

Date :

17/11/17

Io ↔ Bios (Ee Bios) Communication happen
through SPI lines

LAN Connector Data ↔ PEH
WLAN (Mini wifi card Data)

Communication happen
through PCIe interface.