


AMD
PGA
Pin Grid Array Voltage Sequence.

Land Grid Array
Date: 03/12/23
LGA → 775 Socket

1. 3.3V LDO
2. RTE Vee → SW ✓ ↓
3. 3.3V Conversion (3.3V Dual)
4. 5V Conversion (5V Dual)
5. 1.8V or 1.5V Ram (DDR 2 or DDR 3)
6. ~~VTT~~ VTT RAM (Half of Ram Voltage)
7. 1.05V ~~ICH~~ ICH
9. 1.25V GMCH
10. 1.2V GMCH VTT
11. Vcore



H55, H61 1st & 2nd & 3rd gen

1. 3.3V LDO (LGA 1155)
2. RTE Vee
3. 3.3V Conversion
4. 5V Conversion
5. 1.5V DDR
6. DDR VTT (0.75V)
7. 1.05V PCH
8. 1.8V CPU PLL

Date: / /

9. CPU VTT 1.05V

10. CPU Vcore

11. CPU GFX

H81 4th & 5th gen (LGA 1150)

Note:- 4th & 5th gen CPU has
Fiver technology.

Fiver \rightarrow Fully integrated Voltage
regulator

(6 regulators inside
the CPU)

1.8V

veesa

veest

vecio

} ect

1. 3.3V LDO

2. RTC Vcc

3. 3.3 & 5V Conversion

4. 1.5V RAM

5. 0.75V VTT for RAM



- 5. 1.05V PCH
- 7. 1.5V PCH
- 8. Vcore for CPU

No GFX is present on this
4th generation. H8L

Because of live tech.

H110. 6th & 7th gen (H8L)

1. 3.3V LDO
2. RTC Vcc
3. 3.3V Conversion (Dual)
4. 1.2V VDDQ
5. 0.6V DDR VTT
6. 2.5V VPP
7. 1.0V PCH
9. VccSA
10. VccIO
11. VccST_VccPLL
12. Vcore
13. VccGT



Some of H110,



H310

No Difference (1151)

8th & 9th gen

1. 3.3V LDO

2. RTC Vee

3. 3.3 & 5V Conversion (Dual)

4. 1.2V VDD3

5. 0.6V VTT RAM

6. 2.5V VPP

7. 1.0V PCH

8. Vee SA

9. Vee IO

10. Vee ST - Vee PLL

11. CPU VCore

12. CPU GT

$$V_{eeSA} = 1.05V$$

$$V_{eeIO} = 0.95V$$

$$V_{eeST} - V_{eePLL} = 1V$$