

*Slinky*  
*Schematics Document*


*DY : None Installed*  
*UMA: UMA only installed*  
*DIS: DISCRTE OPTIMUS installed*

Count	
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
Cover Page	
Size	Document Number
A3	Slinky
Date:	Thursday, August 24, 2017
Sheet	1 of 106
Rev	-1




Main Func = CPU


eDP



HDMI



TYPEC




OTHER



HDMI

TYPEC


HDMI



(#543016) eDP\_RCOMP Guideline


Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ± 1%	Max = 100 mils

Design Guideline:  
Skylake processor signal eDP\_RCOMP should be connected to the VCCIO rail via a single 24.9 ± 1% Ω resistor



CPU

1 OF 20



eDP

eDP

Count

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU\_(DISPLAY)

Size Custom

Document Number

Rev

Slinky


-1

Date: Thursday, August 24, 2017

Sheet 3 of 106

Main Func = CPU

DDR4 ball type:NON Interleaved Type



Count

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU\_(DDR)**

Size Custom	Document Number	Rev
	<b>Slinky</b>	<b>-1</b>
Date: Thursday, August 24, 2017	Sheet 4 of 106	

Main Func = CPU



DDR4 ball type:NON Interleaved Type





Figure 5-14. SKL U DDR4 6L Mixed SO-DIMM and Memory Down x16, T-Daisy Topology Memory Down Strobe/Data/Reset/RCOMP Signal Topologies



Layout Note:  
Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.

	R501
DDP	121ohm (64.12105.6DL)
SDP	200ohm (64.20005.6DL)

Count


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_(DDR)	
Size Custom	Document Number Slinky
Date: Thursday, August 24, 2017	Sheet 5 of 106



Main Func = CPU

SVID

- 46 SVID\_ALERT#\_CPU <<< —
- 46 SVID\_CLK\_CPU <<< —
- 46 SVID\_DATA\_CPU <<< —
- 46 VCCCORE\_SENSE <<< —
- 46 VSSCORE\_SENSE <<< —



Layout Note:  
1. Place close to CPU  
2. VCC\_SENSE/ VSS\_SENSE  
impedance=50 ohm  
3. Length match<25mil





Figure 10-7. Routing Illustration for SVID Topology




Table 10-10.SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R <sub>Pu1</sub> [Ω]	R <sub>Pu2</sub> [Ω]	R <sub>S1</sub> [Ω]	R <sub>S2</sub> [Ω]	VCC <sub>ST</sub> [V] <sub>T</sub>
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSCK							Empty	45	0	50	
VIDALERT#							56	Empty	220	0	

Count

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU\_POWER1**

Size Custom  
Date: Thursday, August 24, 2017



Document Number  
**Slinky**

Sheet 7 of 106


Rev  
**-1**



Main Func = CPU



VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization. VCCST, VCCSTG may also remain powered in S4 and S5 for debug purposes. Refer to Chapter 44, "Platform Debug and Test Hooks" for more details. VCCSTG should only ramp up equal to or after VCCST.




If no plan to use U2+3e in the same platform. These balls can be connected to VccCore. No shunting resistor needed.

### KBL U42 Board Compatibility with KBL U22/23e

- 4 Rshunts Required
  - R1 – between VCCGTU VR and VCCGTU
  - R2 – between VCCGTU VR and VCCCORE
  - R3 – between VCCGT VR and VCCGT VR
  - R4 – between VCCGT and VCCCORE
- Stuff R1 and R3 when U22 or U23e mount on board
- Stuff R2 and R4 and de-pop R1 and R3 when U42 mount on board

U22	R1	X	R3	X
U42	X	R2	X	R4



Count

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				<b>CPU_POWER1</b>			
Size	Document Number						Rev
Custom	<b>Slinky</b>						<b>-1</b>
Date:	Thursday, August 24, 2017			Sheet	8	of	106






# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 9 of 106

Main Func = CPU



Power Layout



48.1.3 Kaby Lake U Compatible Design Recommendation

48.1.3.1 KBL-R U 4+2 / KBL U 2+2 Design Recommendation

Table 48-3. Bulk Decoupling Example (KBL-R U42/KBL U22)

Bulk Decoupling Locations	Example - U 4+2	Example - U 2+2	Notes
Vcc Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)	1x 220 uF (@4.5mΩ ESR)	Placed at primary side near to VR output
	1x 220 uF (@4.5mΩ ESR)		Placed at backside side near to VR output
VccGT Power Plane at VR output	2x 220 uF (@4.5mΩ ESR)		Placed at primary side near to VR output
VDDQ Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCIO Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47 uF 0805		Placed at primary side near to VR output
VCCIO Power Plane at VJ/PDA output	1x 0.1uF 0402		Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

1V\_CPU\_CORE

U22 0603 22uF \*22 , 0402 10uF\*11 , 1uF\*1

U42 0603 22uF \*4 , 0402 10uF\*15





Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 2 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
VccSA	7x 10 uF 0402		Place on secondary side, underneath the package
	7x 1 uF 0402 or 0201		
VccIO		6x 10 uF 0402	Place as close to the package as possible
VDDQ		4x 1 uF 0402	Place as close to the package as possible
		4x 10 uF 0402	Place as close to the package as possible
		3 x 22 uF 0603	Place as close to the package as possible
VDDQC		1 x 10 uF 0402	Preferred to place the 0402 10uF cap on the secondary under the package shadow near VDDQC pin and short to VDDQ rail under with a shape. Alternatively, if the 0402 cap cannot be placed on the backside, follow the example showed in Figure 48-3. The 0402 cap to VDDQC BGA routing should not exceed 4mm (RSC). RVP design uses trace L=450mil, W=8mil between BGA and cap. Additional trace routing implemented in RVP design was not required.
VCCLL		1x 1 uF 0402	Place as close to the package as possible.
VCCLL_OC		1x 1 uF 0201	Do not route VCCLL, VCCLL_OC, VCCLL closest adjacent layer over any power net other than ground.
VCCST		1x 1 uF 0402	For VCCST: Refer to Figure 48-2 for additional routing details for VCCST & VCCSTG.

- Notes:
- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth: 250kHz e.g., 1MHz switching VR
  - Component placement order: Package edge > 0402 caps > 0805 caps > Bulk caps > Power source
  - Due to the difference between the package designs, KBL U 2+2 design requires more on-board decoupling in order to maintain the same loadline.
  - Diagram of placement for 0402 backside caps for CPU decoupling.






















Table 48-4. Decoupling Requirements for KBL-R U 4+2 / KBL U 2+2 Processor (Sheet 1 of 3)

Domain	Backside cap	Primary side cap	Placement guideline
Vcc	7x 10 uF 0402		Place on secondary side, underneath the package
	31x 1 uF 0402 or 0201		Refer to diagram in Note 4 below for placement recommendation of 0402 caps
		9x 22 uF 0603	Place as close to the package as possible
		8x 47 uF 0805 (6.3V)	
		8x 10 uF 0402	
Vcc/VccGT	5x 1 uF 0402 or 0201		Place as close to the package as possible
VccGT	12x 10 uF 0402		Place on secondary side, underneath the package
	14x 1 uF 0402 or 0201		
		7x 22 uF 0603	Place as close to the package as possible
		3x 47 uF 0805 (6.3V)	

Main Func = CPU

## SLICED GT






1V\_VCCGT




0603 22uF \*14 , 0402 10uF\*26

1V\_VCCSA

0402 10uF\*12



U22.15W	IA	750KHz	33A (28A)	23A (21A)	2.1mΩ (2.35mΩ)	30A (TBD)	200mV/30us	1X0.15uH	2K330uF/9mW	30K22uF
	GT	750KHz	40A (31A)	18A (18A)	3.1mΩ	38A (TBD)	70mV/10us	1X0.15uH	2K330uF/9mW	36K22uF
	SA	750KHz	6A (5A)	6A (4A)	10.3mΩ	4A (TBD)	200mV/30us	1X0.42uH	None	5K22uF





Count



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_(Power CAP2)	
Size Custom	Document Number Slinky
Date: Thursday, August 24, 2017	Sheet 11 of 106

DQS0	DQ0-DQ7
DQS1	DQ8-DQ15
DQS2	DQ16-DQ23
DQS3	DQ24-DQ31
DQS4	DQ32-DQ39
DQS5	DQ40-DQ47
DQS6	DQ48-DQ55
DQS7	DQ56-DQ63


4	M_A_ODD0	>>>	_____
4	M_A_BGO	>>>	_____
4	M_A_PARITY	>>>	_____



**Figure 3-29. SKL/KBL U DDR4 x16 Memory Down SDP and DDP common board BG1 Signal Topology**

Figure 4-3. SKL/KBL U DDR4 Memory Down  $V_{REF-DQ}$  and  $V_{REF-CA}$  Overview

### DDR4 On Board RAM Power Decouple Cap




For RAM1, RAM2, RAM3, RAM4

[illegible]

DDP x16 and SDP x16 Compatible Layout

- ▶ Alternate two layout, risk of VSS offset increases a little



DQ80	DQ0-DQ7
DQ81	DQ8-DQ15
DQ82	DQ16-DQ23
DQ83	DQ24-DQ31
DQ84	DQ32-DQ39
DQ85	DQ40-DQ47
DQ86	DQ48-DQ55
DQ87	DQ56-DQ63



please notice that signal BG1 (pin180) and U2Q (pin189) are required







Figure 3-29. SKL/KBL U DDR4 x16 Memory Down Sdp and Ddp common board BG1 Signal Topology



Notes: When DDP: R3 = 0 ohms/0201/1%, R2 = Unstuffed  
When SDP: R3 = Unstuffed, R2 = 0 ohms  
B01 + B02 + M should be 25ms shorter than other CMD signals.

## SDP & DDP SETTING



DDP: 240ohm  
SDP: 0ohm

### DDP x16 and SDP x16 Compatible Layout

Alternate two layout, risk of VSS offset increases a little










Figure 4-3. SKL/KBL U DDR4 Memory Down VREF-DQ and VREF-CA Overview



### DDR4 On Board RAM Power Decouple Cap











### 4.14.3 KBL-R DDR4 Memory Down Decoupling








This recommendation assumes a 2Ch memory down implementation.

Table 4-27. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)	Note
DDR4 Memory Down x16 - 4 Devices per Channel	VDDQ/VDD (shorted)	4 as near each x16 DRAM device as possible	32x 1 $\mu$ F (0402) (All stuffed)	
		Distributed around the DRAM devices	10x 10 $\mu$ F (0603) (All stuffed)	
	VPP	2 as near each x16 DRAM device as possible	16x 1 $\mu$ F (0402)	
		Distributed around the DRAM devices	5x 10 $\mu$ F (0603)	
	VTT	2 as near each x16 DRAM device as possible	16x 1 $\mu$ F (0402)	
		Distributed around the DRAM devices	4x 10 $\mu$ F (0603)	



Description	Display Port B Detected	Display Port C Detected	Reserved	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	Display Port D Detected	
GPIO	GPP_E19	GPP_E21	SPIO_MISO	GPP_B18	GPP_B22	HDA_SDO	GPP_E23	
Schematic								
High	Detected	Detected	Detected	Enable	LPC	Disable	Detected	
Low	Not Detected	Not Detected	Not Detected	Disable	SPI	Enable	Not Detected	
	internal pull-down	internal pull-down	internal pull-up	internal pull-down	internal pull-down	internal pull-down	internal pull-down	

Description	Top Swap Override	Reserved	Reserved	Reserved	TLS Confidentiality	eSPI or LPC	Reserved	
GPIO	GPP_B14	SPIO_MOSI	SPIO_IO2	SPIO_IO3	GPP_C2	GPP_C5	GPP_B23	
Schematic								
	High	Enable				Enable	eSPI	
	Low	Disable				Disable	LPC	
		internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-down	internal pull-down	internal pull-down

DDPB_CTRLDATA / GPP_E19	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port B is not detected. 1 = Port B is detected. <b>Notes:</b> 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well. This signal has a weak internal pull-down. 0 = Port C is not detected. 1 = Port C is detected. <b>Notes:</b> 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPC_CTRLDATA / GPP_E21	Display Port C Detected	Rising edge of PCH_PWROK	

GSPIO_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: RCBA + Offset 3410h/Bit 5). 0 = Disable "No Reboot" mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/DOX. <b>Notes:</b> 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. The status of this strap is readable using the NO REBOOT bit (Chipset Configuration Registers: RCBA + Offset 3410h/Bit 5). 3. This signal is in the primary well.
----------------------	-----------	--------------------------	--

GSPI1_MOSI / GPP_B22	Boot BIOS Strap bit BBS	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: RCBA + Offset 3410h/Bit 5). 0 = SPI 1 = LPC <b>Notes:</b> 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. 3. Boot BIOS Destination Select to LPC by functional FWH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through FITC). 4. This signal is in the primary well.
----------------------	-------------------------	--------------------------	--

Signal	Usage	When Sampled	Comment
DDPD_CTRLDATA / GPP_E23	Display Port D Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port D is not detected. 1 = Port D is detected. <b>Notes:</b> 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.

SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	The signal has a weak internal pull-down. 0 = <b>Disable</b> "Top Swap" mode. (Default) 1 = <b>Enable</b> "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64KB blocks in the FWH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through FITC). <b>Notes:</b> 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. Software will not be able to clear the Top Swap bit until the system is rebooted. 3. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCh, bit4). 4. This signal is in the primary well.
----------------	-------------------	--------------------------	---

SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = <b>Disable</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). 1 = <b>Enable</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS. <b>Notes:</b> 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
--------------------	---------------------	------------------------	--

SMLALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = <b>LPC</b> is selected for EC. 1 = <b>eSPI</b> is selected for EC. <b>Notes:</b> 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
--------------------	-------------	------------------------	---

Name	Internal Pull-up/ Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default	NMI or SMI Capable	Note
		Input	Output				
GPP_B22	20K PD (See note)	No	No	GSPI1_MOSI	GPO	None	• Also used as a strap. • The pull-down resistor is disabled after PLTRST# de-asserts
GPP_B23	20K PD (See note)	Yes	No	SMLALERT# / PCHIO7#	GPO	NMI SMI	• Also used as a strap. • The pull-down resistor is disabled after PLTRST# de-asserts

Signal Name	Power Plane	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
HDA_RST#	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_SYNC	Primary	Internal Pull-down	Driven Low	Internal Pull-down	OFF
HDA_BLK	Primary	Driven Low	Driven Low	Driven Low	OFF
HDA_SDO	Primary	Internal Pull-down	Driven Low	Driven Low	OFF
HDA_SDI[1:0]	Primary	Internal Pull-down	Internal Pull-down	Internal Pull-down	OFF

## I/O Signal Planes and States

Signal Name	Power Plane	During Reset	Immediately after Reset	S3/S4/S5	Deep Sx
SPIO_CLK	Primary	Driven Low (See Note 1)	Driven Low	Driven Low	OFF
SPIO_MOSI	Primary	Internal Pull-up/ Pull-down (See Note 1 & 2)	Driven Low	Driven Low	OFF
SPIO_MISO	Primary	Driven High (See Note 1)	Internal Pull-up	Internal Pull-up	OFF
SPIO_CS0#	Primary	Driven High	Driven High	Driven High	OFF
SPIO_CS1#	Primary	Internal Pull-up (See Note 1)	Driven High	Driven High	OFF
SPIO_CS2#	Primary	Driven High (See Note 1)	Driven High	Driven High	OFF
SPIO_IO[2:13]	Primary	Internal Pull-up (See Note 1)	Internal Pull-up	Internal Pull-up	OFF
SPI1_CLK	Primary	Undriven	Undriven	Undriven	OFF
SPI1_MOSI	Primary	Undriven	Undriven	Undriven	OFF
SPI1_MISO	Primary	Undriven	Undriven	Undriven	OFF
SPI1_CS#	Primary	Undriven	Undriven	Undriven	OFF
SPI1_IO[2:13]	Primary	Undriven	Undriven	Undriven	OFF


**Notes:**  
1. Pins are tri-stated (with weak internal pull-up) prior to RSMRST# de-assertion.  
2. Weak internal pull-up resistor is enabled when RSMRST# is asserted and is switched to a weak internal pull-down when RSMRST# is de-asserted.

Cont




Main Func = PCH


USB3 port1




USB3 port2




USB Type-C



USB2.0



M.2



HDD




WLAN



Layout Note:  
1. Trace Width: 4 mils min (breakout) 12-15 mils (trace)  
Note: Must maintain low DC resistance routing (<0.1 ohm).  
2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.


	ABL PremiumU	Acer 2015	2017 R15(Premium)	2017 R15(base)
Lane1	USB3 Port1	USB 3 (IO)	USB 3 (IO)	USB 3 (IO)
Lane2	USB3 Port2	USB 3 (IO)	USB 3 (IO)	USB 3 (IO)
Lane3	USB3 Port3	USB 3 (IO)	USB 3 Type-C (IO)	USB 3 Type-C (IO)
Lane4	USB3 Port4			
Lane5	USB3 Port5 (Premium)	PCIe Port1		
Lane6	USB3 Port6 (Premium)	PCIe Port2	GPU	GPU
Lane7		PCIe Port3		
Lane8		PCIe Port4		
Lane9		PCIe Port5	LAN	
Lane10		PCIe Port6	WiFi	WiFi
Lane11	SATA0 (BasePremium)	PCIe Port7 (Premium)	HDD	HDD
Lane12	SATA1 (BasePremium)	PCIe Port8 (Premium)	ODD	
Lane13		PCIe Port9		
Lane14		PCIe Port10	NA	M.2 SSD (PCIe x4) F10C5 needs to set PCIe x4 lane reversal
Lane15	SATA1 (Premium)	PCIe Port11		M.2 SSD (PCIe x4) F10C5 needs to set PCIe x4 lane reversal
Lane16	SATA2 (Premium)	PCIe Port12	M.2 SSD (SATA x1)	M.2 SSD SATA
USB2 Port1		USB 3 (IO)	USB 3 (IO) ( USB20)	USB 3 (IO) ( USB20)
USB2 Port2		USB 3 (IO)	USB 3 (IO) ( USB20)	USB 3 (IO) ( USB20)
USB2 Port3		USB 3 (IO)	USB 2 Type-C (IO)	USB 2 Type-C (IO)
USB2 Port4		USB 2 (IO) / SensorHub	USB 2 (IO)	USB 2 (IO)
USB2 Port5		BT	BT	
USB2 Port6		TS	TS	
USB2 Port7		CCD	CCD	
USB2 Port8		CR (USB) / FP	CR	CR
USB2 Port9		FS	FP	FP
USB2 Port10				



071.SKYLA.000U  
CPU






Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface <sup>1</sup>	Port Configuration <sup>2</sup>
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	NIC	GND	GND	SSD - PCIe	N/A





Main Func = PCH



Count

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

MCP\_CLOCK

Size

Custom

Document Number

Slinky



Date: Thursday, August 24, 2017

Sheet 16 of 106

Rev

-1

24 ME\_UNLOCK <<< —



Date: Thursday, August 24, 2017 Sheet 17 of 106

## Main Func = PCH

**LPC**

24,68,91	LPC_AD_CPU_P0	
24,68,91	LPC_AD_CPU_P1	
24,68,91	LPC_AD_CPU_P2	
24,68,91	LPC_AD_CPU_P3	

```
68,91    LPC_FRAME#_CPU    <<< _____
18,24    LPC_CLK_KBC     <<< _____
```

## SP

24,25 SPI\_CS\_CPU\_N0 <<< \_\_\_\_\_

24,25 SPI\_CLK\_ROM <<< \_\_\_\_\_

20	SPI_WT_ROM	<< >>
25	SPI_HOLD_ROM	<< >>
24,25	SPI_SO_ROM	>>>

24,25	SPI_SI_ROM	<<<	_____
14	SPI_SO_CPU	<<<	_____
14	SPI_SI_CPU	<<<	_____

## SMBUS

69 SMB\_CLK\_CPU

69 SMB\_DATA\_CPU



24,55,70,73 SML1\_CLK  

24,55,70,73 SML1\_DATA  

**KBC**

```

24      H_RCIN#    >>>_____
24,68,91  INT_SERIRQ <<>>_____

```

## TPM

```

91    LPC_CLK_TPM    <<< _____
91    SUS_STAT       <<< _____




```

## OTHER

```

14      GPP_C2/SMBALERT# <<< _____
14      GPP_C5/SMI0ALERT# <<< _____

```



Processor Interface	RCIN#	Keyboard Controller Reset Processor: The keyboard controller can generate INIT# to the processor. This saves the external OR gate with the processor other sources of INIT#. When the processor detects the assertion of this signal, INIT# is generated for 16 PCI clocks.
---------------------	-------	---

## 20.9 Serial Interrupt






The PCH supports a serial IRQ scheme. This allows a single signal to be used to report interrupt requests. The signal used to transmit this information is shared between the PCH and all participating peripherals. The signal line, SERIRQ, is synchronous to 24 MHz CLKOUT\_LPC, and follows the sustained tri-state protocol that is used by all PC signals. This means that if a device has driven SERIRQ low, it will first drive it high synchronous to PCI clock and release it the following PCI clock. The serial IRQ protocol defines this sustained tri-state signaling in the following fashion:

- **S – Sample Phase**, Signal driven low
- **R – Recovery Phase**, Signal driven high
- **T – Turn-around Phase**, Signal released

The PCH supports a message for 21 serial interrupts. These represent the 15 ISA interrupts (IRQ0–1, 3–15), the four PCI interrupts, and the control signals SMI# and IOCHK#. The serial IRQ protocol does not support the additional APIC interrupts (20–23).

**Note.**

IRQ14 and IRQ15 are special interrupts and may be used by the GPIO controller when it is running GPIO driver mode. When the GPIO controller operates in GPIO driver mode, IRQ14 and IRQ15 shall not be utilized by the SERIRQ stream nor mapped to other interrupt sources, and instead come from the GPIO controller. If the GPIO controller is entirely in ACPI mode, these interrupts can be mapped to other devices accordingly.




Count

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>LPC.SPI.SMBUS.CLINK</b>
-------	----------------------------

Size Custom	Document Number <b>Slinky</b>	Rev <b>-1</b>
Date: Thursday, August 24, 2017	Sheet 18 of	106





Count



<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>CPU_(CS-2/EMMC)</b>		
Title Size Custom	Document Number <b>Slinky</b>	Rev <b>-1</b>
Date: Thursday, August 24, 2017 Sheet 19 of 106		

Main Func = PCH

24	SYS_PWROK	>>>	_____
40	PCH_PWROK	>>>	_____
24,61,62	PCIE_WAKE#	>>>	_____
24,40	ALL_SYS_PWRGD	>>>	_____
24,61,62,68,89,91	PLT_RST#	<<<	_____
24	RSMRST#_KBC	>>>	_____
45,53,73	3V_5V_POK	>>>	_____
24,40,45,53,80	PM_SLP_S3#	<<<	_____
24,40,51	PM_SLP_S4#	<<<	_____
24	PM_PWRBTN#	>>>	_____
24	AC_PRESENT	>>>	_____




BATLOW#:  
Pull-up required even if not implemented.



#543016 Rev0.7  
1. VCCST\_PWRGD is only 1.0 V tolerant.  
2. VCCST\_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST



VCCST\_PWRGD / HWM201:

VCCST\_PWRGOOD



VCCST\_PWRGOOD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification

CPU



GPP\_A13-15 pin(LPC/eSPI):

Name	Internal Pull-Up/ Pull-Down (Note 1)	De-Glitch (Note 2)		Multiplexed With	Default
		Input	Output		
GPP_A13	None	No	Yes	LPC mode: SUSWARN# / SUSPWRDNACK eSPI mode: None	SUSWARN# / SUSPWRDNACK (LPC mode) GPI (eSPI mode)
GPP_A14	None	No	Yes	LPC mode: SUS_STAT# eSPI mode: ESPI_RESET#	SUS_STAT# (LPC mode) ESPI_RESET# (eSPI mode)
GPP_A15	None	No	Yes	LPC mode: SUS_ACK# eSPI mode: None	SUS_ACK# (LPC mode) GPI (eSPI mode)

Count

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU\_ (POWER MANAGEMENT)  
Size Custom  
Document Number Slinky  
Date: Thursday, August 24, 2017 Sheet 20 of 106 Rev -1

Main Func = PCH





Count


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU_(VSS)		
Size Custom	Document Number Slinky	Rev -1
Date: Thursday, August 24, 2017		Sheet 21 of 106



Main Func = CPU



PROCHOT#	<b>Processor Hot:</b> PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GT L OD 0	SE	All processor lines
THERMTRIP#	<b>Thermal Trip:</b> The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin. Refer to the appropriate platform design guide for termination requirements.	0	OD	SE	All processor lines



Count

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU\_(JTAG/CPU SIDE BAND)**


Size Custom Document Number  
**Slinky**

Date: Thursday, August 24, 2017 Sheet 22 of 106


Rev  
**-1**




Main Func = CPU



CPU




CPU




P/N: 082.30006.0041

PCH strap pin:



[BDW Only]PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

PCH strap pin:



DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port.
	1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

CFG[19:0]	<b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. Intel recommends placing test points on the board for CFG pins. <ul style="list-style-type: none"><li>• <b>CFG[0]:</b> Stall reset sequence after PCU PLL lock until de-asserted:<ul style="list-style-type: none"><li>– 1 = (Default) Normal Operation; No stall.</li><li>– 0 = Stall.</li></ul></li><li>• <b>CFG[1]:</b> Reserved configuration lane.</li><li>• <b>CFG[2]:</b> PCI Express* Static x16 Lane Numbering Reversal.<ul style="list-style-type: none"><li>– 1 = Normal operation</li><li>– 0 = Lane numbers reversed.</li></ul></li><li>• <b>CFG[3]:</b> Reserved configuration lane.</li><li>• <b>CFG[4]:</b> eDP enable:<ul style="list-style-type: none"><li>– 1 = Disabled.</li><li>– 0 = Enabled.</li></ul></li><li>• <b>CFG[6:5]:</b> PCI Express* Bifurcation<ul style="list-style-type: none"><li>– 00 = 1 x8, 2 x4 PCI Express*</li><li>– 01 = reserved</li><li>– 10 = 2 x8 PCI Express*</li><li>– 11 = 1 x16 PCI Express*</li></ul></li><li>• <b>CFG[7]:</b> PEG Training:<ul style="list-style-type: none"><li>– 1 = (default) PEG Train immediately following RESET# de assertion.</li><li>– 0 = PEG Wait for BIOS for training.</li></ul></li><li>• <b>CFG[19:8]:</b> Reserved configuration lanes.</li></ul>	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.
-----------	---	-----	-----	----	---

PROC_SELECT#	<b>Processor Select:</b> This pin is for compatibility with future platforms. It should be unconnected for SKL.			N/A	All processor lines
--------------	---	--	--	-----	---------------------

Count


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU\_RESERVED,CFG**

Size Custom Document Number **Slinky** Rev **-1**

Date: Thursday, August 24, 2017 Sheet 23 of 106


	5	4	3	2	1
SSD = KBC					



**Main Func = SPI Flash**


## SPI FLASH ROM (8M byte) for PCH

*SPI ROM Equal length need to less than 500mil*



20170215 Delete U2504 For ENG

**Main Func = RTC**



## RTC BATTERY


1st= 023.21212.0001  
2nd= 023.22032.0621

Count

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Flash(KBC+PCH)/RTC</b>			
Size	Document Number	Rev	
Custom	<b>Slinky</b>	<b>-1</b>	
Date:	Thursday, August 24, 2017	Sheet	25 of 106


24 VD\_IN1 <<< \_\_\_\_\_  
24,26,89 FAN1\_PWM >>> \_\_\_\_\_  
24,89 FAN\_TACH1 <<< \_\_\_\_\_  
24,40 PURE\_HW\_SHUTDOWN# <<< \_\_\_\_\_  
24 VD\_OUT1 >>> \_\_\_\_\_  
40,46 VR\_RDY >>> \_\_\_\_\_  
89 FAN\_TACH1\_C <<< \_\_\_\_\_  
24,26,89 FAN1\_PWM <<< \_\_\_\_\_

SSID = Thermal





RT2601 close CPU and Vcore chock

VD\_IN1 trace 10 mli



\*Layout\* 15 mil



Count






緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title Thermal 7718/Fan Controller P2793			
Size	Document	Number	Rev
Custom	Slinky		-1
Date:	Thursday, August 24, 2017		Sheet 26 of 106

29,89 AUD\_SPK1\_R\_L+ <<< \_\_\_\_\_

29,89 AUD\_SPK1\_R\_L- <<< \_\_\_\_\_

29,89 AUD\_SPK1\_R\_R+ <<< \_\_\_\_\_

29,89 AUD\_SPK1\_R\_R- <<< \_\_\_\_\_



# Blanking

Count

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

**Slinky**


Rev  
**-1**

Date: Thursday, August 24, 2017

Sheet 28 of 106

# SSID = AUDIO





## Amplifiers



## CCD






## DMIC



### A. Pin define

MB Connector		Note		
MB Connector		CCD connector pin	MIC-R PCB	MIC-L PCB
Pin 1	303V_CAMERA_S0	1	1	
Pin 2	303V_CAMERA_S0			1
Pin 3	303V_CAMERA_S0			
Pin 4	CCD_USB20_CON_N	2		
Pin 5	CCD_USB20_CON_P	3		
Pin 6	GND	4		
Pin 7	DMIC2_DATA_CON	6		
Pin 8	DMIC_CLK_CON	5		
Pin 9	DMIC_CLK_CON		3	
Pin 10	DMIC1_DATA_CON			3
Pin 11	GND		4	
Pin 12	DMIC1_DATA_CON		2	
Pin 13	DMIC1_DATA_CON			2
Pin 14	GND			4
MB Connector		CCD Connector		





# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 30 of	106

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 31 of	106

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 32 of	106

# Blanking

Count


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 33 of	106

# Blanking


Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 34 of	106

## USB1




## USB2



## USB Power enable










## Low Active 2A



## USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX




Count

24 USB\_CHARGER\_EN >>>  
24 USB\_CHAR\_SEL >>>  
24 USB\_CHAR\_CT1 >>>

To Connector  
35 USB2\_CHAR\_N <<<  
35 USB2\_CHAR\_P <<<

To PCH  
15 USB2\_USB20\_N <<<  
15 USB2\_USB20\_P <<<



CTL1	CTL2	CTL3	ILIM_SEL	Mode	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	0	1	0	DCP_Auto	ILIM_HI	Data Lines Disconnected
0	1	1	X			
0	1	0	0	SDP1	ILIM_LO	Data Lines connected
0	1	0	1		ILIM_HI	
1	0	0	0	DCP Forced Shorted	ILIM_LO	Device Forced to stay in DCP BC 1.2 charging mode
1	0	0	1		ILIM_HI	
1	0	1	0	DCP / Divider1	ILIM_LO	Device Forced to stay in DCP Divider 1 Charging Mode
1	0	1	1		ILIM_HI	
1	1	0	0	SDP1	ILIM_LO	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	
1	1	1	0	SDP2 <sup>(1)</sup>	ILIM_LO	Data Lines Connected
1	1	1	1	CDP <sup>(1)</sup>	ILIM_HI	

Count

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size Custom

Document Number

Slinky

Date: Thursday, August 24, 2017


Sheet 36 of 106

Rev -1



# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 37 of	106

# Blanking

Count


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 38 of	106

# Blanking


Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size <div>A4</div>	Document Number <div>Slinky</div>
Date <div>Thursday, August 24, 2017</div>	Rev <div>-1</div>
Sheet 39 of 106	




## Power Sequence







## Run Power



## Power Sequence



## ANNIE Run Power



1126 Slink  
Timing RC for SRAM  
VCCIO = SLP\_S3  
2.5V = SLP\_S4  
VCCIO = SLP\_S4  
Sequence should  
DSR4 =  
SLP\_S4 > 2.5V > VCCIO > VCCSA  
DSR3 =  
SLP\_S4 > VCCIO > VCCSA  
DSR4 =  
R4004 = 100K  
R4043 = 0.22K  
DSR2 = anode  
DSR3 =  
R4004 = 100K  
R4043 = 0.1K  
DSR2 = anode

Count

緯創資通 Wistron Corporation	
2/F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei, Taiwan 301, Taiwan, R.O.C.	
Power Plane Enable & SEQUENCE	
Rev	Size
Custom	Document Number
Date: Thursday, August 24, 2017	Sheet 40 of 106
Rev	-1

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>Slinky</b>	Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 41 of 106



# Blanking

Count


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 42 of	106

## ANNIE solution



### Adaptor in to generate DCBATOUT



### BATTERY CONNECTOR




### Battery Insert



Count



# SSID = Charger




	Set	PM_SLP_A#	Adaptive Current	AC_Protect present	AC_Protect Current	Sense resistor	IADP GAIN	CM_VREF	Current to Voltage	R1	R2	CAL	Vcomp	Vsense	R1	R2
45W	AC+Battery	High	7.1	102%	2.417	20	40	1.2V	1.9392	60.4	100	1.213598	1.7136	41.2	100	
45W	AC+Battery	High	2.37	102%	2.417	20	40	1.2V	1.9392	60.4	100	1.206885	1.9392	60.4	100	
15W	AC+Battery	High	7.1	102%	2.417	20	40	1.2V	1.9392	60.4	100	1.200826	1.93636	162	100	
90W	AC+Battery	High	4.74	102%	4.8348	10	40	1.2V	1.9392	60.4	100	1.206885	1.9392	60.4	100	
120W	AC+Battery	High	6.31	102%	6.4362	10	40	1.2V	2.57448	113	100	1.206876	2.57448	113	100	
135W	AC+Battery	High	7.1	102%	7.242	10	40	1.2V	2.8968	180	100	1.207	2.8968	140	100	



## 5V\_S5



Vin Operating range: 5~24V  
Vin\_Max : 27V  
Ilimit : 9A




EN rating 27V  
EN Rising Threshold : 0.8V  
EN Falling Threshold : 0.4V



Ultrasonic mode is selected by the EN voltage level. When EN is above 2.3V, it enters normal mode. If EN is in the range of 0.8V to 1.7V, it enters ultrasonic mode.

Cyntec 6.8 x 7.3 x 2.4mm  
DCR: 11.2~13.5mOhm  
Idc : 9A, Isat : 16A


IDC : 8A  
OCP : 9A




## 3D3V\_S5



Vin Operating range: 5~24V  
Vin\_Max : 27V  
Ilimit : 10A




EN rating 24V  
EN Rising Threshold : 0.8V  
EN Falling Threshold : 0.4V




this net name need to 3.3V LDO

IDC : 6A  
OCP : 10A






Count		Wistron Corporation	
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.		RT6226 5V/3D3V	
Title		Slinky	
Size	Document Number	Rev	-1
Date	Thursday, August 24, 2017	Sheet	45 of 106

## OFFPAGE



46	PWR_VCORE_SUMP_A	<<<	_____
46	PWR_VCORE_SUMNLA	<<<	_____
46	PWR_VCORE_PWMA	>>>	_____
46,48,50	PWR_VCORE_FOCM#	>>>	_____
46	PWR_VCORE_ISUMP_B	<<<	_____
46	PWR_VCORE_ISUMN_B	<<<	_____
46	PWR_VCORE_PWMB	>>>	_____



SKL\_U42  
Icc(max)=64A  
TDC=42A

Confirm with EE  
22uF/0805 total 32pcs  
(78.22610.L2L)




Cyntec. 6.8mm x7.6mmx2.4mm  
DCR: 0.9m Ohm+/-7%  
Idc : 32A , Isat : 41A

068.R1510.2091  
2nd = 068.R1510.2111

U\_CORE

PT4702  
SE330U2VDM-4-GP  
**79.33719.20C**  
**2nd = 077.53371.0081**

PANASONIC  
ESR: 9 mohm



SKL\_U42  
Icc(max)=64A  
TDC=42A

Confirm with EE  
22uF/0805 total 36pcs  
(78.22610.L2L)

Cyntec. 6.8mm x7.6mmx2.4mm  
DCR: 0.9m Ohm+/-7%  
Idc : 32A , Isat : 41A

COIL-D15UH-8-GP  
068.R1510.2091  
2nd = 068.R1510.2111

\_CPU\_CO

2nd = 077.53371.0081

PANASONIC  
ESR: 9 mohm

Count



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File	CPU VCORE(2/3)
------	----------------

Size	Document Number	Rev
Custom	<b>Slinky</b>	<b>-1</b>
Date: Thursday, August 24, 2017	Sheet 47 of 106	

1


Main Func = CPU\_CORE



SKL\_U42  
Icc(max)=28A  
TDC=12A



Confir m with EE  
22uF/0805 total 26pcs  
(78.22610.L2L)

Cyntec. 6.8mm x7.6mmx2.4mm  
DCR: 0.9m Ohm+/-7%  
Idc : 32A , Isat : 41A



PL4801  
COIL-D15UH-8-GP  
068.R1510.2091  
2nd = 068.R1510.2111

1V\_VCCGT  
PT4801  
SE330U2VDM-4-GP  
79.33719.20C  
2nd = 077.53371.0081





Location	U22	U42
PR4807	430ohm	64.43005.6DL
		324ohm
		64.32405.6DL

# Blanking

Count




<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Reserved		
Size	Document Number	Rev
A4	Slinky	-1
Date: Thursday, August 24, 2017		Sheet 49 of 106

Main Func = CPU\_CORE




SKL\_U42/U22/U23e  
Icc(max)=5.1A  
TDC=5A  
Confir m with EE  
22uF/0805 total 5pcs  
(78.22610.L2L)


Count			
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>VCCSA</b>			
Size Custom	Document Number <b>Slinky</b>	Rev <b>-1</b>	
Date: Thursday, August 24, 2017		Sheet 50 of 106	



**V2D5\_S5  
MAX=2A**


$$P_d = (3.3 - 2.5) \times 0.5 = 0.4W$$





$$V_{out} = 0.75 * (1 + R1/R2) = 1.0V$$






# Blanking

Count

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A4	Slinky	-1
Date: Thursday, August 24, 2017		Sheet 54 of 106



# Blanking

Count

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A4	<b>Slinky</b>		<b>-1</b>
Date:	Thursday, August 24, 2017	Sheet 56 of	106

HDMI CONN

```

3      HDMI_DATA_CPU_P0  >>>>>
3      HDMI_DATA_CPU_N0  >>>>>
3      HDMI_DATA_CPU_P1  >>>>>
3      HDMI_DATA_CPU_N1  >>>>>
3      HDMI_DATA_CPU_P2  >>>>>
3      HDMI_DATA_CPU_N2  >>>>>
3      HDMI_DATA_CPU_P3  >>>>>
3      HDMI_DATA_CPU_N3  >>>>>








3,14  HDMI_CLK_CPU       >>>>>
3,14  HDMI_DET_CPU       >>>>>
3      HDMI_DET_CPU      >>>>>

89    HDMI_CLK_CON_N3    <<<<<
89    HDMI_CLK_CON_P3    <<<<<

89    HDMI_DATA_CON_0     <<<<<
89    HDMI_DATA_CON_P1    <<<<<
89    HDMI_DATA_CON_N1    <<<<<
89    HDMI_DATA_CON_P2    <<<<<
89    HDMI_DATA_CON_N2    <<<<<

89    HDMI_CLK_CON       <<<<<
89    HDMI_DET_CON       <<<<<
89    HDMI_DET_CON       <<<<<

```



Count		<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichah, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>HDMI Level Shifter/Connector</b>  <b>Slinky</b>	
Size Custom	Document Number		Rev -1
Date:	Thursday, August 24, 2011	Sheet 57	of 106


# Blanking

Count			
<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size A	Document Number		Rev -1
Date: Thursday, August 24, 2017		Sheet 58 of	106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DVI(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 59 of 106



Count

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## HDD GSENSOR

Size	Document Number
------	-----------------

## Slinky

lev




Date: Thursday, August 24, 2017

Sheet 60 of 106
-----------------





# SSID = Wireless Mini Card Connector(802.11a/b/g/n)

24,68	E51_TXD >>>
24,89	BLUETOOTH_EN >>>
24	WIFI_RF_EN <<<
20,24,62,68,89,91	PLT_RST# >>>
24	WLAN_PERST# >>>
15,89	WLAN_PCIE_TX_P >>>
15,89	WLAN_PCIE_TX_N >>>
15,89	WLAN_PCIE_RX_P >>>
15,89	WLAN_PCIE_RX_N >>>
16,89	WLAN_CLK_CPU >>>
16,89	WLAN_CLK_CPU# >>>
24	WLAN_PCIE_WAKE# <<<
20,24,62	PCIE_WAKE# <<<
24	WLAN_PWR_EN# >>>
89	PCIE_WAKE#R <<<
16,89	WLAN_CLKREQ_CPU# <<<
89	WLAN_RST# <<<
89	WIFI_RF_EN_CON <<<
16	SUS_CLK_CPU >>>
15,89	BT_USB20_P >>>
15,89	BT_USB20_N >>>



## NON-IOAC



Count	
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Mini Card-WLAN</b>	
Size Custom	Document Number <b>Slinky</b>
Date: Thursday, August 24, 2017	Rev <b>-1</b>
Sheet 61	of 106

SSID = mSATA

## Mini Card Connector(mSATA)




Figure 12-1. PCI Express\* Link Configurations Supported by the Guidelines in this Chapter

PCH-LP Details	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3
Flex I/O Lane #	5	6	7
PCIe* Lane #	1	2	3
Base-U	RP1	RP3	RP5
Premium-U	RP1	RP3	RP5
Premium-Y	RP1	RP3	RP5




Table 27. Socket 2 Module Configuration

State #	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface <sup>1</sup>	Port Configuration <sup>2</sup>
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

\*\* Native: Internal Pull-Up (15k-40k) when function.

Count

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title mSATA	
Size Custom	Document Number Slinky
Date: Thursday, August 24, 2017	Sheet 62 of 106


# Blanking

Count






<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date:	Thursday, August 24, 2017	Sheet 63 of	106

## SSID = User.Interface

### Low Active 2A



### Close connector








Count



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>LED Bard/Power Button</b>			
Size	Document	Number	Rev
Custom		<b>Slinky</b>	<b>-1</b>
Date:	Thursday, August 24, 2017	Sheet 64	of 106

SSID = KBC

24,89 KSI[0..7] >>> \_\_\_\_\_  
24,89 KSO[0..17] <<< \_\_\_\_\_  
24 EC\_TPCLK <<< \_\_\_\_\_  
24 EC\_TPDATA <<< \_\_\_\_\_  
24,89 FUN\_OFF# >>> \_\_\_\_\_  
24 PTP\_PWR\_EN# >>> \_\_\_\_\_  
22 TP\_IN# <<< \_\_\_\_\_  
24 EC\_TP\_IN# <<< \_\_\_\_\_  
6 PM\_TP\_CLK <<< \_\_\_\_\_  
6 PM\_TP\_DATA <<< \_\_\_\_\_  
24 KB\_BL\_PWM >>> \_\_\_\_\_  
24 KB\_BL\_DET <<< \_\_\_\_\_  
89 EC\_TP\_CLK\_C <<< \_\_\_\_\_  
89 EC\_TP\_DATA\_C <<< \_\_\_\_\_  
89 I2C1\_DATA\_TP <<< \_\_\_\_\_  
89 I2C1\_CLK\_TP <<< \_\_\_\_\_  
89 TP\_IN#\_R <<< \_\_\_\_\_




## Internal Keyboard Connector



1	NC	2	NC	3	C08	4	C07	5	C06	6	C05	7	C04	8	C03	9	C02	10	C01	11	R16	12	R15	13	R14	14	R13	15	R12	16	R11	17	R10	18	R09	19	R08	20	R07	21	R06	22	R05	23	R04	24	R03	25	R02	26	R01	27	R18	28	R17
---	----	---	----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----

C08	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C07	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C06	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C05	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C04	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C03	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C02	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
C01	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100



# Blanking


Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 66 of	106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 67 of 106




Count

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Dubug connector</b>			
Size Custom	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017	Sheet 68	of 106	



18 SMB\_CLK\_CPU <<<  
18 SMB\_DATA\_CPU <<<  
  
22 GSR\_HDD\_INT1 <<<  
  
60 HDD\_UNLOAD <<<




Count	
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
HDD_G_Sensor	
Size	Document Number
Custom	Slinky
Date:	Thursday, August 24, 2017
Sheet	69 of 106
Rev	-1

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

## G Sensor

The default I<sup>2</sup>C address of the device is 0011000b (0x18). It is used if the SDO pin is pulled to 'GND'. The alternative address 0011001b (0x19) is selected by pulling the SDO pin to 'V<sub>DDIO</sub>'.



緯創資通

# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## ***G SENSOR***

Size	Document Number
Custom	

## Slinky

Rev	-1
-----	----

Date: Thursday, August 24, 2017

Sheet 70 of 106

# Blanking

Count

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>Slinky</div>		<div>-1</div>
<div>Date: Thursday, August 24, 2017</div>		<div>Sheet 71 of 106</div>	

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 72 of	106





# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size <div>A4</div>	Document Number <div>Slinky</div>
Date <div>Thursday, August 24, 2017</div>	Rev <div>-1</div>
Sheet 75 of 106	

# Blanking

Count

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title					
<div>GPU_PEG(Reserved)</div>					
Size	Project Name		Rev		
	Slinky		-1		
Date: Thursday, August 24, 2017		Sheet 76	of 106		



# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU_DIGITALOUT(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 77 of 106

# Blanking

Count

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
<div>Reserved</div>			
Size	Project Name		Rev
	<div>Slinky</div>		<div>-1</div>
Date: Thursday, August 24, 2017		Sheet 78 of 106	

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU_GPIO/STRAP(Reserved)</b>			
Size	Project Name		Rev
	<b>Slinky</b>		<b>-1</b>
Date: Thursday, August 24, 2017		Sheet 79 of	106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU_POWER/GND(Reserved)</div>		
Size	Project Name <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017 <div>Sheet 80 of 106</div>		

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 81 of	106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU-VRAM3,4(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 82 of 106

# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM5,6(Reserved)</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 83 of	106

# Blanking

Count

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
GPU-VRAM7,8(Reserved)					
Size A4	Document Number <div>Slinky</div>		Rev <div>-1</div>		
Date:	Thursday, August 24, 2017		Sheet 84 of 106		



# Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>VGA_CORE(Reserved)</b>			
Size A4	Document Number		Rev
<b>Slinky</b>			
Date: Thursday, August 24, 2017		Sheet 85 of	106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DIS VGA POWER(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 86 of 106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
GFX_LCD(1/2)(Reserved)		
Size	Document Number	Rev
A4	Slinky	-1
Date: Thursday, August 24, 2017		Sheet 87 of 106

# Blanking

Count


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GFX_LCD(2/2)(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 88 of 106




# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>NFC(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 90 of 106





Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Print			
Size	Document	Number	Rev
Custom		Slinky	-1
Date: Thursday, August 24, 2017		Sheet 92 of 106	



Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b><i>Express_Card(Reserved)</i></b>			
Size A	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 93 of	106

Blanking

Count

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Smart Card scoket(Reserved)</b>			
Size A	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date: Thursday, August 24, 2017		Sheet 94 of	106

Blanking

Count

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GFX eDP(Reserved)			
Size	Document Number		Rev
A	Slinky		-1
Date: Thursday, August 24, 2017		Sheet 95 of	106

Blanking

Count

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div> <div>Bottom Docking(Reserved)</div>			
<div>Size</div> <div>A</div>	<div>Document Number</div> <div>Slinky</div>		<div>Rev</div> <div>-1</div>
<div>Date: Thursday, August 24, 2017</div>		<div>Sheet</div> <div>96</div>	<div>of</div> <div>106</div>

# Blanking

Count

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Inter LAN WG1217LM(Reservrd)</b>			
Size A4	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date:	Thursday, August 24, 2017	Sheet 97 of	106

# Blanking

Count			
		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU_CFG STRAP(Reserved)</b>			
Size A	Document Number <b>Slinky</b>		Rev <b>-1</b>
Date:	Thursday, August 24, 2017	Sheet 98 of	106

# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CPU_XDP(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		Sheet 99 of 106


# Blanking

Count

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>table of content</div>		
Size <div>A4</div>	Document Number <div>Slinky</div>	Rev <div>-1</div>
Date: Thursday, August 24, 2017		
Sheet 100 of 106		



Figure 41-5. KBL R U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform] (Sheet 1 of 2)






Count


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## Change History

Size A4	Document Number <b>Slinky</b>	Rev <b>-1</b>
Date: Thursday, August 24, 2017	Sheet 101 of 106	

Intel-Power Up Sequence





Power Shape

Regulator

LDO

Switch

Count

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title Power Block Diagram

Size A3 Document Number


Slinky

Date: Thursday, August 24, 2017


Sheet 103 of 106

Rev  
-1


### PCH SMBus/I2C Block Diagram




### KBC SMBus/I2C Block Diagram



Thermal Block Diagram



Audio Block Diagram



# CLOCK BLOCK DIAGRAM

