


330S-KBL Series Block Diagram



Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: Block Diagram
Custom	Rev
V01	
Date: Tuesday, September 26, 2017	Sheet 1 of 81

TABLE OF CONTENTS


01 -- COVER PAGE	31 -- NA	61--PWR-DDR
02 -- TABLE OF CONTENTS	32 -- NA	62--PWR-+V2P5U_VPP
03--SKL-U(1/12)DDI,MISC,XDP,EDP	33 -- NA	63--PWR-+1.0V_PRIM
04--SKL-U(2/12)DDR4	34 -- NC_HDMI LEVEL SHIFTERS	64--PWR-NA
05--SKL-U(3/12)SPI,ESPI,SMB,LPC	35 -- NC_HDMI CONNECTOR	65--PWR-+1.8V_PRIM
06--SKL-U(4/12)HDA,EMMC,SD	36 -- DISPLAY	66--PWR-CPU VR IC
07--SKL-U(5/12)CLK,GPIO	37 -- TOUCH PANEL AND DOCK	67--PWR-VCC_CORE/GT/SA
08--SKL-U(6/12)GPIO	38 -- SENSORS & LID	68--PWR-Block Diagram
09--SKL-U(7/12)PCIE,USB,SATA	39 -- FRONT AND REAR CAMERA CON	69--PWR_Change list
10--SKL-U(8/12)Power	40 -- CAMERA DISCRETE CONTROLL	
11--SKL-U(9/12)Power	41 -- TPM	
12--SKL-U(10/12)Power,SVID	42 -- USB3.0 CONN	
13--SKL-U(11/12)GND	43 -- WLAN WIFI BT MODULE	
14--SKL-U(12/12)RSVD	44 -- WWAN MODULE	
15--SOC (DECOUPLING)	45 -- MICRO SIM	
16--NA	46 -- AUDIO CODEC	
17--NA	47 -- AUDIO-MIC AND SPKRS	
18--NA	48 -- IO board CONN	
19--DDR4_CHA	49 -- DC JACK	
20--DDR4_CHB_SODIMM	50 -- EMBEDDED CONTROLLER	
21--DDR4_Dcoupling	51 -- BUTTON & LED	
22--NA	52 -- TYPE-C MULTIPLEXER	
23--RF / EMC Solution	53 -- TYPE-C PD CONTROLLER	
24 -- SYSTEM FLASH	54 -- NC_TYPE-C BOOST VR	
25 -- NC_EMMC	55 -- TYPE-C CONNECTOR	
26 -- PCIE SSD MODULE	56 -- UART CONN & HOLE & CLIP	
27 -- NC_MICRO-SD CARD	57 -- HW Change list	
28 -- NC_SD CARD POWER	58--PWR_DCIN/BATT CONN	
29 -- CPU THERMAL SENSOR	59--PWR_CHARGER(OZ8690)	
30 -- FAN conn	60--PWR-+V5P0A / +V3P3A	

INTERNAL ONLY

BPAGE DRAWING


sky_x.mld
Wed Jun 03 11:22:42 2015

 3nod 三诺	Project:	330S-KBL Series
	Engineer:	Luffy
Size:	Title:	TABLE OF CONTENTS
Custom	Rev:	V01
Date:	Tuesday, September 26, 2017	Sheet 2 of 81



Interleaved

Interleaved



1. To support DDP, need to change two pins on DRAM. You have reserved them. Pls install the BOM.


X16 SDP	X16 DDP TwinDie
DRAM M9 pin	VSS Connect to CPU BG1
DRAM E9 Pin	VSS UZQ

Default	
Memory size	4Gb or 8Gb
DRAM M9 pin	RM95,RM96,RM97,RM98 need uninstall RM95_RM100 need install
DRAM E9 pin	RM79,RM81,RM83,RM85, RM87,RM89,RM91,RM93 need install 0 ohm
SOC RCOMP0	RM3 121 ohm need install

page4,19,20


page19,20

page4



+V3P3A
+V1P2U_VDDQ
+V1P2U_VDDQ (3.56,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V1P2U_VDDQ (10,19,20,21,61,68)

Project:	330S-KBL Series
Engineer:	Luffy
Title:	DDR4_DRAMRST_N (20) DDR1_B_ALERT_N (20) DDR1_B_PARITY (20)
Rev:	V01
Custom:	KBL-U(2/12)DDR4
Date:	Tuesday, September 26, 2017
Sheet:	4 of 81



5/9 Page50 EC pin24 BAT_CHGOK_LED_N change to EC_KBRST#, connect to SOC pin AW13(RCIN)

+V3P3A → V3P3A (3,4,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+V3P3SX → V3P3SX (6,7,8,9,10,20,25,26,27,28,30,35,36,43,46,50,52)


SPI0_MOSI	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_MISO	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_IO2	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_IO3	Reserved	Rising edge of RSMRST#	This signal has an internal pull-up. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.


SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
--------------------	---------------------	------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


SML0ALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = LPC Is selected for EC. (Default) 1 = eSPI Is selected for EC. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
---------------------	-------------	------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

SML1ALERT# / PCHHOT#/ GPP_B23	Reserved	Rising edge of RSMRST#	This signal has an internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.
-------------------------------	----------	------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Project: 330S-KBL Series	
Size: Custom	Title: KBL-U(3/12)SPI,ESPI,SMB,LPC
Rev: V01	
Date: Tuesday, September 26, 2017	Sheet 5 of 81












GPIO_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down. 0 = Disable "No Reboot" mode. (Default) 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDR.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. This signal is in the primary well. 		
GPIO11_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWROK	<p>This Signal has a weak internal pull-down.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (bus, Device31, Function2, offset BCh, bit 6).</p> <p>Bit 6 Boot BIOS Destination</p> <table border="1"> <tr> <td>0 SPI (Default)</td> <td>1 LPC</td> </tr> </table> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. Boot BIOS Destination select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GBE LAN. This signal is in the primary well. 	0 SPI (Default)	1 LPC
0 SPI (Default)	1 LPC				





Keyparts	Character	Supplier	Description	3NOD PN	Lenovo P/N
Lenovo B/S part sourcing plan					
		intel	i3-6100U 2.3G/2C/3M (CPU 7.5w BGA1356 2.3G/2C/3M intel)	457100266700	SSA0K07374
CPU	Intel® 6th Gen Core™	intel	i5-6200U 2.3G/2C/3M (CPU 7.5w BGA1356 2.3G/2C/3M intel)	457100266800	SSA0K07375
		intel	i7-6500U 2.5G/2C/4M(CPU 7.5w BGA1356 2.5G/2C/4M intel)	457100266900	SSA0K07377
DRAM	4Gb×16 DDR4 2400 SDRAM (单颗容量 0.5GB)	Samsung	K44AG165WE-BCRC (MEMORY DDR4-2400 256Mx16 96FBGA K44A165WE-BCRC Samsung SM30L08878)	403670650600	SM30L08878
		Micron(Elpida)	MT40A256M16GE-083E.B		SM30L08871
	8Gb×16 DDR4 2400 SDRAM (单颗容量 1GB)	Hynix	H5AN4G6NAFR-UHC (MEMORY DDR4 2400 256M x 16 96ball FBGA H5AN4G6NAFR-UHC Hynix SM30L08876)	403670650800	SM30L08876
		Samsung	K4A8G165WB-BCRC (MEMORY DDR4-2400 512Mx16 96FBGA K4A8G165WB-BCRC Samsung SM30L08874)	403670650700	SM30L08874
	8Gb×16 DDR4 2400 SDRAM (单颗容量 1GB)	Micron(Elpida)	MT40A512M16JY-083E.B	403670650900	SM30L08877
		Hynix	H5AN8G6NAFR-UHC (MEMORY DDR4 2400 512Mx16 96FBGA MT40A512M16JY-083E.B Micron SM30L08877)		SM30L08875




20170718
yanzw
genhuan





+VCC_SA	+V1P8S	+V1P8S
+V1P8S	+V1P8S	(15.67)
+1.8V_PRIM	+1.8V_PRIM	(42.60)
+V3P3A	+V3P3A	(15.46, 56.65)
+V5P0S	+V5P0S	(3.46, 5.78, 9.11, 20, 24, 26, 27, 29, 35, 42, 50, 51, 55, 56, 60, 62, 65, 66, 68, 69)
+V5P0A	+V5P0A	(25, 30, 35, 36, 46)
+1.0V_PRIM	+1.0V_PRIM	(11, 14, 63)
+V5P0S	+V5P0S	(5, 6, 7, 8, 9, 10, 25, 26, 27, 28, 30, 35, 36, 43, 46, 50, 52)
+V1P2U_VDDQ	+V1P2U_VDDQ	(4, 19, 20, 21, 31, 68)
+1.0VS_VCCSTG	+1.0VS_VCCSTG	(3, 12)
+1.0VS_VCCIO	+1.0VS_VCCIO	(3, 14)




Project: 330S-KBL Series	
Engineer:	Luffy
Size:	Title: KBL-U(8/12)Power
C:	Rev: V01
Date:	Tuesday, September 26, 2017
Sheet:	10 of 81






Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: KBL-U(10/12)Power,SVID
Custom	Rev: V01
	Date: Tuesday, September 26, 2017 Sheet 12 of 81




Project:		330S-KBL Series
Engineer:		Luffy
Size	Title:	KBL-U(11/12)GND
Custom	Rev	V01
Date:	Tuesday, September 26, 2017	Sheet 13 of 81



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port


Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: KBL-U(12/12)RSVD
Custom	Rev V01

Date: Tuesday, September 26, 2017 Sheet 14 of 81




12/30 check PDG
& 220uF pull power side

+VCC_CORE
47uF x8 change 47uF x4
22uF x9 cgange 22uF x17
10uF x15
1uF x35



12/30 check PDG
& 220uF pull power side

+VCC_GT
47uF x3 change 47uF x0
22uF x7 cgange 22uF x13
10uF x12
1uF x14



12/30 check PDG

+VCC_SA
47uF x2
10uF x13
1uF x7

Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: SOC (DECOUPLING)
C	Rev V01
Date: Wednesday, September 27, 2011	Sheet 15 of 61

+VCC_CORE (12.23.67)
+VCC_GT (12.67)
+VCC_SA (10.67)




		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: NA	Rev	
B		V01	
Date:	Tuesday, September 26, 2017	Sheet	16 of 81






	Project: 330S-KBL Series
	Engineer: Luffy
Size	Title: NA
B	Rev V01

Date: Tuesday, September 26, 2017 Sheet 17 of 81














1uF:4 as near each x16 DRAM device as possible




10uF:Distributed around the DRAM devices






1uF:2 as near each x16 DRAM device as possible



10uF:Distributed around the DRAM devices



1uF:2 as near each x20 DRAM device as possible



10uF:Distributed around the DRAM devices


Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: DDR4 Decoupling
C	Rev V01
Date: Tuesday, September 26, 2017	Sheet 21 of 81




RF Solution

Cross Moat Cap.

Vinafix.com




EMC Solution



	Project:	330S-KBL Series
	Engineer:	Luffy
Size	Title:	RF / EMC Solution
Custom	Rev	V01
Date:	Tuesday, September 26, 2017	Sheet 23 of 81

Vinafix.com



4/5 Remove BIOS Socket

ROM Socket

2/24 SIV:Delete ROM Socket @U3002


+V3P3A ——————+V3P3A (3,4,5,6,7,8,9,10,11,20,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)

INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd.GND
Wed Jun 03 11:22:52 2015

		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: SYSTEM FLASH	Rev	
Custom		V01	
Date:	Tuesday, September 26, 2017	Sheet	24 of 81



INTERNAL ONLY

BPAGE DRAWING


sky_y_mmt.GND
Wed Jun 03 11:22:52 2015

	Project: 330S-KBL Series	
	Engineer: Luffy	
Size	Title: HDD	Rev
Custom	V01	

Date: Tuesday, September 26, 2017 Sheet 25 of 81

**M.2 SSD Module 1.4A @ADATA 128GB SSD
2.6A @ADATA 256GB SSD**


Vinafix.com



Co-lay PCIE12 RX, reserved R4202,R4203
please close to R4200,R4201

+V3P3SX → +V3P3SX (5,6,7,8,9,10,20,25,27,28,30,35,36,43,46,50,52)

INTERNAL ONLY


BPAGE DRAWING

sky_y_mrd +V3P3.28
Wed Jun 03 11:22:52 2015

		Project: 330S-KBL Series	
		Engineer: Luffy	
Size Custom	Title: PCIE SSD MODULE	Rev V01	
Date: Tuesday, September 26, 2017	Sheet 26	of 81	




Vinafix.com



	Project:	330S-KBL Series
	Engineer:	Luffy
Size	Title:	IO CONNECTOR
Custom	Rev	V01

Date: Tuesday, September 26, 2017 Sheet 27 of 81

Vinafix.com




INTERNAL ONLY


BPAGE DRAWING
sky_y_mrd.GND
Wed Jun 03 11:22:53 2015

	Project: 330S-KBL Series
	Engineer: Luffy
Size	Title: FINGER PRINT
Custom	Rev V01
Date: Tuesday, September 26, 2017	Sheet 28 of 81

GPU THERMAL SENSOR



CPU THERMAL SENSOR



CHARGE THERMAL SENSOR





Table 10. Remote temperature THERM limit

The default value is trapping after power up 100ms by different pull-up resistors of THERM and ALERT pin:

TEMPERATURE (°C)	THERM				
	2kΩ	7.5kΩ	10.5kΩ	14kΩ	18.7kΩ
ALERT#	2kΩ	77	87	97	107
	7.5kΩ	79	89	99	109
	10.5kΩ	81	91	101	111
	14kΩ	83	93	103	113
	18.7kΩ	85	95	105	115


+V3P3A → +V3P3A (3,4,5,6,7,8,9,10,11,20,24,26,27,35,42,50,51,55,56,60,62,65,66,68,69)

(74) GPIO_19_CTF_R




	Project: 330S-KBL Series	
	Engineer: Luffy	
Size	Title: CPU THERMAL SENSOR	Rev
B	V01	

Date: Tuesday, September 26, 2017 Sheet 29 of 81



Vinafix

3/7 R9847 connect to +V5P0S, change to +V3P3SX



FAN conn

1/11 Update FAN pin define



1. Power Supply (+)
2. FG or RD Output
3. Power Return (-)
4. PWM Input

+V5P0S +V5P0S (10,25,35,36,46)
+V3P3SX +V3P3SX (5,6,7,8,9,10,20,25,26,27,28,35,36,43,46,50,52)



CIS ok

6/21 JFAN1 footprint CON_FPC4P_PH0P6_H1P55
change to con_wtb_4p_ph0p6_h1p55_50376

		Project: 330S-KBL Series	
Engineer: Luffy			
Size Custom	Title: FAN conn	Rev V01	
Date: Tuesday, September 26, 2017	Sheet 30	of 81	

Vinafix.com



Project:	310S-KBL Series
Engineer:	Luffy
Date:	10/09/2018
Page:	1 / 1
File Size:	1.2 MB

Vinafix.com



INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd +V3P3.32
Wed Jun 03 11:22:55 2015

	Project:	330S-KBL Series
	Engineer:	Luffy
Size	Title:	NA
Custom	Rev	V01
Date:	Tuesday, September 26, 2017	Sheet 32 of 81

Vinafix.com



INTERNAL ONLY

BPAGE DRAWING

sky_y.mrd->V1P0.33
Wed Jun 03 11:22:55 2015

	Project: 330S-KBL Series	
	Engineer:	Luffy
Size	Title: NA	Rev
Custom	V01	
Date:	Tuesday, September 26, 2017	Sheet 33 of 81

Vinafix.com





		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: NA	Rev	
Custom	V01		

Wed Jun 03 11:22:56 2015

Date: Tuesday, September 26, 2017 Sheet 34 of 81

HDMI Connector

for EMI Co-lay

INTERNAL ONLY

BPAGE DRAWING

sky_y_mmt.GND
Wed Jun 03 11:22:56 2015



Project: 330S-KBL Series	
Title: HDMI CONNECTOR	
Size	Engineer: Luffy
Custom	Rev V01
Date: Tuesday, September 26, 2017	Sheet 35 of 81

EDP DISPLAY 1920X1200 (12.2INCH)

3/22 FB8200 0603 Bead change to JP8200 JUMP_43X79

BL_PWR | LED Power Supply 6V-8.4V
Change the SH8200 SH8201 0402 shunt to resistor

10 Backlight power consumption 3.94W
11 Panel power consumption 1.03W




CIS ok

$$6.5V \times [80.6/(220+80.6)] = 1.743V \quad VGS = -4.5V$$

$$1.743V - 6.5V = -4.75V$$

JUMP_43X79 NOBOM

BL_PWM_DIM | LED PWM signal input. H=3.3V
BL_ENABLE | LED enable input. H=3.3V



		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: DISPLAY	Rev	V01
Custom		Date:	Tuesday, September 26, 2017
		Sheet	36 of 81

Vinafix.com



BPAGE DRAWING

apl_ff.GND
Fri May 27 06:47:32 2016

		Project: 330S-KBL Series	
Engineer: Luffy			
Size	Title: USB2.0	Rev	
Custom	V01		

Date: Tuesday, September 26, 2017 Sheet 37 of 81

Sensors

Vinafix.com



+V3.3AL O --- +V3.3AL (11,42,50,51,58,60)

		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: LID	Rev	
Custom	V01		
Date:	Tuesday, September 26, 2017	Sheet	38 of 81



		Project: 330S-KBL Series
		Engineer: Luffy
Size	Title: NA	Rev
Custom		V01
Date:	Tuesday, September 26, 2017	Sheet 39 of 81

Vinafix.com



Wed Jun 03 11:22:59 2015

		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title:NA	Rev	
Custom	V01		

Date: Tuesday, September 26, 2017 Sheet 40 of 81

Vinafix.com




INTERNAL ONLY

BPAGE DRAWING

sky_x.mxd->OP3.41
Wed Jun 03 11:22:59 2015

		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: NA	Rev	
Custom	V01		

Date: Tuesday, September 26, 2017 Sheet 41 of 81

USB3.0

Project: 330S-KBL Series


Engineer: Luffy

Size	Title: USB3.0 CONN	Rev
Custom	V01	

Date: Tuesday, September 26, 2017 Sheet 42 of 81

WIFI & BT Module

Vinafix.com



INTERNAL ONLY

BPAGE DRAWING

sky_x.mxd v0P3.43
Wed Jun 03 11:23:00 2015

Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: WLAN WIFI BT MODULE
Custom	Rev V01
Date: Tuesday, September 26, 2017	Sheet 43 of 81

Vinafix.com



		Project: 330S-KBL Series	
		Engineer: Luffy	
Size	Title: NA	Rev	
Custom	V01		
Date:	Tuesday, September 26, 2017	Sheet	44 of 81

Vinafix.com




INTERNAL ONLY

BPAGE DRAWING


sky_y_mrd.GND
Wed Jun 03 11:23:01 2015

		Project: 330S-KBL Series
Engineer: Luffy		
Size	Title: NA	Rev
Custom	V01	
Date:	Tuesday, September 26, 2017	Sheet 45 of 81




Speaker

Vinafix.com



CIS ok



INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd.GND
Wed Jun 03 11:23:02 2015



		Project: 330S-KBL Series
Engineer: Luffy		
Size	Title: Speaker	Rev
Custom	V01	

Date: Tuesday, September 26, 2017 Sheet 47 of 81

HEADSET JACK (Supports CTIA and OMTP headsets)

Important:
To ensure reliable headset detection for all fast/slow plug-in scenarios use a jack with the detect switch all the way at the end so that the switch is tripped only when the jack is plugged all the way in.

Vinafix.com




Vinafix.com





BPAGE DRAWING

sky_v_mrd.+VCHG 49
Wed Jun 03 11:23:03 2015

		Project:	330S-KBL Series
		Engineer:	Luffy
Size	Title: Custom	NA	Rev V01
Date:	Tuesday, September 26, 2017	Sheet 49 of 81	




Charger LED**SYS LED**

	Project: 330S-KBL Series	
	Engineer: Luffy	
Size	Title: BUTTON & LED	Rev
Custom		V01



Date: Tuesday, September 26, 2017 Sheet 51 of 81

For PS8713A: VDD = 1.5V
 For PS8713B: VDD = 3.3V




	Project: 330S-KBL Series	
	Engineer: Luffy	
Size	Title: TYPE-C Switch	
Custom	Rev V01	
Date: Tuesday, September 26, 2017	Sheet 52 of 81	


Vinafix.com




	Project: 330S-KBL Series
	Engineer: Luffy
Size	Title: TYPE-C CONN
Custom	Rev: V01
Date: Tuesday, September 26, 2017	Sheet 53 of 81

20170718
yanzw
genhuan







		Project: 330S-KBL Series
		Engineer: Luffy
Size	Title: UART CONN & HOLE & CLIP	Rev
Custom		V01
Date:	Tuesday, September 26, 2017	Sheet 56 of 81

EVT=>SIV


No. Change details Change Reason
1 LID_INT_N change PU to +V3.3AL. EC need recognize LID in S5.
2 Change KB_CONN Pin define. EVT_CE not confirm the Pin define correct.
3 Change Touch PAD Pin define. Touch PAD SPEC update, add LID control Pin.
4 Change Keyboard power LED voltage to +V3.3AL. Synchronize with System LED.
5 Type C IC Pin.20 change to LDO_3V3. LDO_3V3 lose connection.
6 Install R574,R537. Install for GPU.
7 remove DR3,DR4. unnecessary
8 Change UBD2 solution. for support IV voltage
9 Add PU for SMB2_TWI_CLK,DATA. lose SMB PU
10 remove C10026. unnecessary



		Project:	330S-KBL Series
		Engineer:	Luffy
Size	Title:	HW Change List	Rev
C		V01	

Date: Tuesday, September 26, 2017 Sheet 57 of 81

58: BATTERY CONNECTOR




	Project:	330S-KBL Series
	Engineer:	Luffy
Size	Title:	BATT CONN DC-IN
C	Rev	V01

Date: Tuesday, September 26, 2017


Sheet 58 of 81

59: BATTERY CHARGER




Project: 330S-KBL Series	
Engineer: GGS	
Size	Title: CHARGER
C	Rev: V01
Date: Wednesday, September 27, 2017	Sheet: 59 of 81

60: +V5P0A / +V3P3A POWER SUPPLY




61: DDR POWER SUPPLY




		Project: 330S-KBL Series
		Engineer: Luffy
Size	Title: DDR Power	Rev
C	Vinay	V01
Date: Tuesday, September 26, 2017	Sheet 61 of 81	

62: +V2P5U_VPP POWER SUPPLY



Project: 330S-KBL Series		
Engineer: Luffy		
Size	Title: +V2P5U_VPP	Rev
C	V01	
Date: Tuesday, September 26, 2017	Sheet 62 of 61	

63: +1.0V_PRIM POWER SUPPLY




	Project:	330S-KBL Series
	Engineer:	Luffy
Size	Title:	+1.0V_PRIM
C	Rev	V01

Date: Tuesday, September 26, 2017 Sheet 63 of 81



65: +1.8V_PRIM POWER SUPPLY




		Project: 330S-KBL Series
		Engineer: Luffy
Size	Title: +1.8V_PRIM	Rev
C	V01	

Date: Tuesday, September 26, 2017

Sheet 65 of 81

66: CPU POWER SUPPLY




FOR U22
R6658 28K 1% R0402
R6630 11K 1% R0402
R6654 51.1K 1% R0402
R6643, C6622, R6662, R6661 NI
R6664 I
C6744 NI

+V5P0A (10.11,24,27,50,54,61,62,63,65,67,68,69,70,72)
+VSYS (36,59,60,61,63,67,69,71)
+V3P3A (3,4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,68,69)
+1.0V_VCCST (3,7,10,12,14)

Project:		330S-KBL Series
Engineer:		Luffy
Size	Title:	CPU VR IC
C	Rev	V01
Date: Tuesday, September 26, 2017	Sheet	66 of 81


67: VCC_CORE/GT/SA POWER SUPPLY



Project:	330S-KBL Series
Engineer:	Luffy
Date:	2017/03/07
Title:	VCC_CORE/GT/SA

VDD POWER SUPPLY for M2-60


Vinifix.com



	Project:	330S-KBL Series
	Engineer:	Luffy
Size	Title:	GPU-VDD08
C	Rev	V01

Date: Tuesday, September 26, 2017

Sheet 68 of 81




```
+VSYS_CPU o---+VSYS_CPU (66.67)
+V5P0A o---+V5P0A (10.11.24.27.50.54.61.62.63.65.66.67.68.70.72)
FBVDDQ_GPU o---FBVDDQ_GPU
```

Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: VRAM POWER SUPPLY
C	Rev V01
Date: Wednesday, September 27, 2017	Sheet 69 of 81

70: GPU POWER


Vinafix.com




Project: 330S-KBL Series	
Engineer: Luffy	
Size	Title: GPU NVVDD
C	Rev V01

Date: Tuesday, September 26, 2017

Sheet 70 of 81



		Project: 330S-KBL Series
Size		Title: GPU NVDD
		Engineer: Luffy
C		Rev V01
Date: Tuesday, September 26, 2017		Sheet 71 of 81



		Project: 330S-KBL Series
		Engineer: Luffy
Size	Title: VDDCI	Rev
C		V01


Date: Tuesday, September 26, 2017 Sheet 72 of 81

Vinafix.com





	Project: 330S-KBL Series
	Engineer: Luffy
Size	Title: POWER MAP
B	Rev V01

Date: Tuesday, September 26, 2017 Sheet 73 of 81





		Project: 330S-KBL Series
		Engineer: Luffy
Size	Title: GPU PCIE/DP	Rev
Custom		V01
Date:	Tuesday, September 26, 2017	Sheet 74 of 81









Project: 330S-KBL Series	
Engineer:	Luffy
Size:	Title: GPU GPIO/STRAP
Date:	Rev: V01
Wednesday, September 27, 2017 Sheet 78 of 81	






Project:	330S-KBL Series
Engineer:	Luffy
Size	Title: NV_N17S(5/S)_MEM
C	Rev: V01
Date: Tuesday, September 26, 2017	Sheet 78 of 81



For cost effective designs where VDDCI and VDD_08 are supplied by one regulator, have the VDDCI and VDD_08 balls joined on a unified power plane.

Project:		330S-KBL Series
Engineer:		
Size	Title	Rev
C	GPU POWER/GND	V01
Date:	Tuesday, September 26, 2017	Sheet 79 of 81





Project:	330S-KBL Series
Engineer:	Luffy
Date:	RSVD
Rev:	001
Page:	1
Page:	1