

Compal LA-C293P

**B/N series AMD
Carrizo/Carrizo-L
DIS M/B Schematics Document**

AMD Exo Pro


REV : 1.0

2015-03-06

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				Date: Monday, March 09, 2015	Sheet 1 of 48
				LA-C293P	Rev 1.0

Carrizo only

AMD Carrizo/Carrizo-L



Voltage Rails

Power Plane	Description	S0	S3	S5
VIN	Adapter power supply (19V)	ON	ON	ON
B+	AC or battery power rail for power circuit.	ON	ON	ON
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.8VALW	1.8V always on power rail	ON	ON	ON*
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+0.95VALW	0.95V always on power rail	ON	OFF	OFF
+0.95VS	0.95V switched power rail	ON	OFF	OFF
+1.35V	1.35V power rail for APU and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+3VGS	3.3V switched power rail for VGA	ON	OFF	OFF
+1.8VGS	1.8V switched power rail for VGA	ON	OFF	OFF
+1.35VGS	1.35V switched power rail for VGA	ON	OFF	OFF
+0.95VGS	0.95V switched power rail for VGA	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTC_APU	RTC power	ON	ON	ON
+0.675VS	0.675V switched power rail for DDR terminator	ON	OFF	OFF

SMBUS Control

	SOURC						
EC_SMB_CK1 EC_SMB_DA1	EC 388N +3VLP	X	V +3VLP	X	X	X	X
APU_SCLK0 APU_SDATA0	APU +3VS	X	X	V +3VS	X	X	X
EC_SMB_CK2 EC_SMB_DA2	EC 388N +3VS	V +3VS	X	X	X	V +3VS	V +3VS

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	Thermal Sensor	1001 101X b	9AH
			SB-TSI (APU)	1001 100X b	98H
			VGA Internal Thermal	1000 001X b	82H

APU
SM Bus address

Device	Address	HEX
DDR DIMM2	1010 000Xb	A0H
DDR DIMM1	1010 001Xb	A2H

USB OC MAPPING

OC#	USB Port	
0	USB2 port0	
1	USB2 port6,7	USB3 port2,3
2		

STATE \ SIGNAL	SLP_S3#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	ON	OFF	OFF	OFF

BOM Structure Table

BOM Structure	BTO Item
45@	for HDMI Logo
14@	for 14" componect
15@	for 15" componect
PX_CZL@	GFX GEN2 caps for PX CZL
PX_CZ@	GFX GEN3 caps for PX CZ
CZ@	For CZ APU BOM
CZL@	For CZL APU BOM
A8@	
A6@	
A4@	
E1@	
UMA@	UMA part
EXO@	
MESO@	
CMOS@	
HDMI@	
8107E_LDO@	
8107E_SW@	
8111H_LDO@	
8111H_SW@	
TS@	Touch Screen
ZODD@	Zero Power ODD part
NOZODD@	Non-Zero Power ODD part
CHG@	USB Charger function
NOCHG@	Non-USB Charger function
FHD@	Full HD Panel
CRT@	CRT BOM
USB3@	USB 3.0
EX_THM@	External Thermal sensor
NOTCM@	NOTCM componets
TCM@	TCM componets
ME@	ME part
EMIP@	EMI pop component
EMIU@	EMI Un pop component
ESDP@	ESD pop component
ESDU@	ESD Un pop component
@	Unpop

APU PCIE PORT LIST

Port	Device
1	LAN
2	WLAN
3	

USB Port Table

USB 2.0	USB 3.0	Port	3 External USB Port
EHCI		0	RIGHT USB
		1	Touch Screen
		2	Finger Print
		3	Camera
		4	
XHCI		5	WLAN/BT Combo
		2	LEFT USB3.0
		3	LEFT USB3.0

EXO Pro VRAM STRAP

X76@

X76@

1GBytes

1GBytes

1GBytes

2GBytes

2GBytes

2GBytes

2GBytes

1GBytes

zzz

zzz

zzz

zzz

JH1G@
1G HYNIX
X7653638L07

JM1G@
1G MICRON
X7653638L08

JS1G@
1G SAMSUNG
X7653638L09


JH2G@
2G HYNIX
X7653638L04


R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111
Note: 0402 1% resistors are required.		

DGPU_PW

Power-Up/Down Sequence

- "EXO" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:
- All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/us.
 - It is recommended that the 3.3-V rail ramp up first.
 - It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2ms from the start of VDDC ramping up.
 - The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpress™ idle state), all the power rails are removed from the dGPU.
 - The gate circuits must meet the slew rate requirement (such as $\leq 50\text{mV/us}$).
 - VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
 - For power down, reversing the ramp-up sequence is recommended.






Carrizo:
PCIe GPP: Four x1 Gen2
PCIe Discrete Graphics Port: PCI Gen3 x8


Carrizo-L:
PCIe GPP: Four x1 Gen2
PCIe Discrete Graphics Port: PCI Gen2 x4


Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2015/03/06		Deciphered Date		2016/03/06		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FP4 PCIE					
								Size		Document Number		Rev	
								B		LA-C293P		1.0	
								Date:		Monday, March 09, 2015		Sheet 5 of 48	



Vinafix.com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP4 MEMORY INTERFACE	
Date: Monday, March 09, 2015		Sheet 6 of 48		Size	Rev 1.0
Customer		LA-C293P		Document Number	
























FOR DEBUG ONLY




+0.95VALW/+0.95VS OF APU





RTC OF APU




Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Size	FP4 PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C293P
				Date	Monday, March 09, 2015
				Sheet	10 of 48













Resistor Divider Lookup Table			
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]	
NC	4.75k	000	
8.45k	2k	001	
4.53k	2k	010	
6.98k	4.99k	011	
4.53k	4.99k	100	
3.24k	5.62k	101	
3.4k	10k	110	
4.75k	NC	111	

0402 1% resistors are required

Capacitor Divider Lookup Table	
Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11



Security Classification		Compal Secret Data	
Issued Date	2015/03/06	Deciphered Date	2016/03/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		EXO/MESO(2/5) MSIC	
Document Number		LA-C293P	
Date		Monday, March 09, 2015	
Sheet		15 of 48	



A



C




DDR3L Memory Channel Rank 0:A0




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			EXO/MESO_DDR3L_A1 Rank 0	
			Size	Document Number
			Custom	LA-C293P
			Date:	Monday, March 09, 2015
			Sheet	19 of 48


DDR3L Memory Channel Rank 0:A1




LCD POWER CIRCUIT



CMOS Camera




VGA LCD/PANEL BD. Conn.



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/03/06				EDP CONN / Camera			
Deciphered Date				2016/03/06				LA-C293P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Monday, March 09, 2015			
Sheet				21				of 48			
Rev				1.0							

Hybrid DDC/AUX



DP_Switching	Function (For Automatic Switching)
H	TMDS output has higher priority
* L	DP output has higher priority

TMDS_DDCBUF	Function
H	DDC active buffer
M	DDC pass through with 40 kohm pull up resistor
L	DDC pass through


TMD5_RT	Function
H	Open drain driver with termination resistor
L	Standard open drain driver

TMDS_PRE	
H	1.5dB pre-emphasis
M	3.0dB pre-emphasis
L	no pre-emphasis

DPSW_PEQ	Function
H	HEQ, compensate channel loss up to 15dB @ HBR2
M	LLEQ, compensate channel loss up to 5dB @ HBR2
L	default, LEQ, compensate channel loss up to 12dB @ HBR2

DP_CFG0	Function
H	automatic EQ disable & AUX interception enable
M	automatic EQ disable & AUX interception disable, no pre-emphasis, 800mVpp swing
L	default, automatic EQ enable & AUX interception enable

DP_CFG1	Function
H	auto test enable & input offset cancellation enable
M	auto test disable & input offset cancellation disable
L	default, auto test disable & input offset cancellation enable










DP_MODE	Function
H	Automatic Switching Mode, HDMI ID disable
*M (VDD33/2)	Automatic Switching Mode, HDMI ID enable
L	Control Switching Mode, HDMI ID disable

For CZ only

The diagram shows two timing sections. The first section, labeled 'From CPU', shows DP1 signals (DP1 N1, DP1 P1, DP1 N0, DP1 P0) connected to DP2 signals (DP2 N1, DP2 P1, DP2 N0, DP2 P0) via a blue box. The second section shows DP1 signals (DP1 DDC_SCL, DP1 DDC_SDA, DP1 HPD) connected to DP2 signals (DP2 N3, DP2 P3, DP2 N2, DP2 P2) via a blue box. Both sections show the signals connected to HDMI outputs (TX1+, TX1-, TX2-, TX2+ and CLK+, CLK-, TX0-, TX0+). The signals are labeled with their respective pins (RP41, RP43, RP37, RP38) and the timing is marked with 0.0804_8P4R_5% C2@.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	DP Switch
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-C293P
				Rev	1.0
Date	Monday, March 09, 2015		Sheet	22	of 48






ESD protection needs to be placed near connector side

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	HDMI CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number LA-C293P
				Date	Monday, March 09, 2015
				Sheet	24 of 48
				Rev	1.0







2014/12/16


RJ-45 CONN.




EMI




EMI



EMI



EMI





FOR 10/100 data transferring 2013/08/27

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/03/06				LAN RTL8111H/RTL8107E			
Deciphered Date				2016/03/06				Size C			
Document Number				LA-C293P				Rev 1.0			
Date				Monday, March 09, 2015				Sheet 25 of 48			


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

NGFF for WLAN / BT(Key E)






ODI




**FOR 15"
SATA ODD FFC Conn.**




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	HDD/ODD		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					LA-C293P	1.0	
				Date:	Monday, March 09, 2015	Sheet	29 of 48

Finger Print


Finger Print
(For B14/B15)



USB2.0_Port




ESD





ESD protection needs to be placed near connector side

USB3.0_Port




Place TX AC coupling Cap (C843-C850). Close to connector








TCM





2 Channel Thermal Sensor



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	EMC1403-2/FAN/Screw Hole/TCM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-C293P	1.0
Date:				Monday, March 09, 2015	Sheet	32 of 48

For Debug




For B15/E14 TP module(100*50)










1	1	VCC	1	VCC
2	2	CLK	2	CLK
3	3	DAT	3	DAT
4	4	GND	4	L
5	5	L	5	R
6	6	R	6	GND

For B14 TP module(84*42)


6	1	VCC	1	VCC
5	2	CLK	2	CLK
4	3	DAT	3	DAT
3	4	GND	4	L
2	5	L	5	R
1	6	R	6	GND









For B15




+5VALW TO +5VS
+3VALW TO +3VS
Load switch



+1.8VALW TO +1.8VS
+0.95VALW TO +0.95VS
Load switch






PH201 under CPU bottom side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C

		ADP_SET2
45W adapter	0	0
65W adapter	1	0
90W adapter	0	1
135W adapter	1	1

135W: 150W active and 135W recovery
90W : 120W active and 90W recovery
65W : 85W active and 65W recovery
45W : 65W active and 45W recovery





Module model information

SY8208B_V2.mdd

EN1 and EN2 don't floating

Change 3V5V_EN to 3VALW_EN

ENLDO 3V5V



Module model information

SY8208C_V2.mdd


Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2015/03/06				PWR- 3VALW/5VALW-SY8208B/C			
Deciphered Date				2016/03/06				Document Number			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Monday, March 09, 2015			
Sheet				38				Rev			
1.0				48				48			

Module model information


RT8207M_V1.mdd For Single layer
RT8207M_V2.mdd For Dual layer

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt +/- 5%
TDC 0.7A
Peak Current 1A



SY8208D_V2.mdd




Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title	PWR- +0.95VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA-C293P	Rev 1.0
				Document Number		
				Date:	Monday, March 09, 2015	


Module model information

SY8003_V2.mdd





Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$



Ultra Low Dropout 0.23V(typical) at 3A Output Current



Module model information




APL5930_V2.mdd

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/03/06	Deciphered Date	2016/03/06	PWR- +1.8VALW/ +1.5VS		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-C293P	1.0
				Date:	Monday, March 09, 2015	Sheet 41 of 48

+APU_CORE

+APU_CORE_NB




+APU_GFX



APU_CORE
330uF*3
22uF*20

APU_CORENB
330uF*1
22uF*15

APU_CORE
330uF*3
22uF*20



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+APU_CORE Cap		
Size	Custom	Document Number	LA-C293P	Rev	1.0	
Date:	Monday, March 09, 2015		Sheet	43	of	48

Module model information
ISL62771_V1A.mdd for IC portion
ISL62771_V1B.mdd for SW portion

+VGA_CORE
AMD EXO PRO
TDC 28A
OCP > 38.55A


VRHOT Assert Threshold : 0.64V
TSENSE Bias Current : 30uA
PH1001=27.4K, 110C active
Reset Threshold: 0.66V, 98C active
110C Assert Threshold: PR1016=27.4K
100C Assert Threshold: PR1016=16.9K

PR912 for MESO
PR914 for EXO pro
SVC, SVD, SVT, ENABLE and
PWROK no need pull high for
AMD KABINI

VRHOT Assert Threshold : 0.64V
TSENSE Bias Current : 30uA
PH1002=27.4K, 110C active
Reset Threshold: 0.66V, 98C active
110C Assert Threshold: PR1031=27.4K
100C Assert Threshold: PR1031=16.9K


GPU 15W setting


PR931=536 ohm, PR924=1K ohm, PC925=0.1uF,
PR944 = 0 ohm, PR920=10K ohm,
PC961 @, PC962 @, PR938 @ and PR939 @
while PR931=536 ohm to set OCP for GPU 15W application.



Power Dissipation: H/S 0.720W
L/S 0.876W

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	PWR- +VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number
				LA-C293P	Rev 1.0
Date				Monday, March 06, 2015	Sheet 45 of 48





MODEL NAME:
PCB NAME:
REVISION:
DATE: 2014/11/18

COMPAL CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/06	Deciphered Date	2016/03/06	Power Sequence Block	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C293P
				Date	Monday, March 09, 2015
				Sheet	47 of 48
				Rev	1.0