


Model Name : 2020 G1TGL13"X360 Project  
Name : GPT32  
File Name : LA-K261P


**Compal LA-K261P**  
**GPT32 MB Schematic Document**  
**TIGER LAKE-U(4+2)-DDR4**  
**MEMORY DOWN X2(1.0MM\_10L)**  
**Rev: 1.0**  
**2020.08.11**


|   |            |                    |            |                          |                 |        |
|---|------------|--------------------|------------|--------------------------|-----------------|--------|
| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                 |        |
| Issued Date   | 2018/05/17 | Deciphered Date    | 2021/05/17 | Title                    |                 |        |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Cover Sheet              |                 |        |
|   |            |                    |            | Size                     | Document Number | Rev    |
|   |            |                    |            |                          | LA-K261P        | 1.0    |
| Date:   |            |                    |            | Friday, August 14, 2020  |                 |        |
|   |            |                    |            | Sheet                    | 1               | of 100 |




|   |                    |                 |            |                          |                         |                |
|---|--------------------|-----------------|------------|--------------------------|-------------------------|----------------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |                         |                |
| Issued Date   | 2018/05/17         | Deciphered Date | 2021/05/17 | Title                    |                         |                |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Block Diagrams           |                         |                |
|   |                    |                 |            | Size                     | Document Number         | Rev            |
|   |                    |                 |            |                          | LA-K261P                | 1.0            |
|   |                    |                 |            | Date:                    | Friday, August 14, 2020 | Sheet 2 of 100 |

Power Map








G3->S0

S0-> S0iX

S0iX ->S0

S0->S5



| Power rail  | Control (EC) | Source (CPU)          |
|-------------|--------------|-----------------------|
| +RTCVCC     | X            | X                     |
| VIN         | X            | X                     |
| BATT+       | X            | X                     |
| B+          | X            | X                     |
| +VL         | X            | X                     |
| +3VL        | X            | X                     |
| +5VALW      | EC_ON        | X                     |
| +3VALW      | EC_ON        | X                     |
| +3VALW_EC   | EC_ON        | X                     |
| +3V_PCH     | PCH_PWR_EN   | X                     |
| +1.2V_VDDQ  | SYSON        | PM_SLP_S5#/PM_SLP_S4# |
| +5VS        | SUSP#        | PM_SLP_S3#            |
| +3VS        | SUSP#        | PM_SLP_S3#            |
| +1.5VS      | SUSP#        | PM_SLP_S3#            |
| +1.05VS     | SUSP#        | PM_SLP_S3#            |
| +0.6V_0.6VS | SUSP#        |                       |
| +VCC_CORE   | X            | VR12.5_VR_ON          |

BOM Structure Table (1/2)

| Function | Stuff | Un-Stuff |
|----------|-------|----------|
| DGPU SKU | PX@   |          |
| UMA SKU  | UMA@  |          |
| TPM      | TPM@  |          |
|          |       |          |
|          |       |          |
|          |       |          |
|          |       |          |

Power State

| STATE \ SIGNAL       | SLP_S3# | SLP_S4# | SLP_S5# | +VALW | +v  | +VS | Clock |
|----------------------|---------|---------|---------|-------|-----|-----|-------|
| S0 (Full ON)         | HIGH    | HIGH    | HIGH    | ON    | ON  | ON  | ON    |
| S3 (Suspend to RAM)  | LOW     | HIGH    | HIGH    | ON    | ON  | OFF | OFF   |
| S4 (Suspend to Disk) | LOW     | LOW     | HIGH    | ON    | OFF | OFF | OFF   |
| S5 (Soft OFF)        | LOW     | LOW     | LOW     | ON    | OFF | OFF | OFF   |

SOC SMBUS Address Table

| SOS_SMBUS Net Name        | Power Rail | Device          | Addres(7bit) | Addres(8bit) |      |
|---------------------------|------------|-----------------|--------------|--------------|------|
|                           |            |                 |              | Write        | Read |
| SOC_SMDCLK<br>SOC_SMDDATA | +3V_PRIM   | TP<br>(Reserve) | 0x2C         | 0x58         | 0x59 |
|                           |            |                 |              |              |      |
| SOC_SMDCLK<br>SOC_SMDDATA | +3V_PRIM   | NC              | TBC          | TBC          | TBC  |
| SOC_SMDCLK<br>SOC_SMDDATA | +3V_PRIM   | PDxxxx          | 0x23         | 0x46         | 0x47 |
|                           |            |                 |              |              |      |
|                           |            |                 |              |              |      |

<USB2.0 port>

| USB2.0 port | DESTINATION  |
|-------------|--------------|
| 1           | USB3.0(S/B)  |
| 2           | USB3.0(S/B)  |
| 3           | X            |
| 4           | Type-C (TBT) |
| 5           | Camera       |
| 6           | FPR          |
| 7           | X            |
| 8           | X            |
| 9           | X            |
| 10          | Bluetooth    |

<PCI-E,SATA,USB3.0/CLK>

| Lane# | PCI-E | SATA | USB3.0 | DESTINATION |          | CLK  |
|-------|-------|------|--------|-------------|----------|------|
| 0     | 1     |      | 1      | USB3.0(S/B) |          |      |
| 1     | 2     |      | 2      | USB3.0(S/B) |          |      |
| 2     | 3     |      | 3      |             |          | X    |
| 3     | 4     |      | 4      | Card Reader |          | CLK2 |
| 4     | 5     |      |        |             |          |      |
| 5     | 6     |      |        |             |          |      |
| 6     | 7     |      |        |             |          |      |
| 7     | 8     |      |        |             |          |      |
| 8     | 9     |      |        |             |          |      |
| 9     | 10    |      |        |             |          |      |
| 10    | 11    | 0    |        |             |          | X    |
| 11    | 12    | 1a   |        |             |          | X    |
| 12    | 13    |      |        | PCIe x4     | X        | CLK3 |
| 13    | 14    |      |        |             |          |      |
| 14    | 15    |      |        |             | SATA SSD | X    |
| 15    | 16    | 2    |        |             |          |      |

EC SMBUS Address Table

| EC_SMBUS Port            | Power Rail   | Device                | Address (7 bit) | Address (8 bit) |              |
|--------------------------|--------------|-----------------------|-----------------|-----------------|--------------|
|                          |              |                       |                 | Write           | Read         |
| EC_SMB_CK1<br>EC_SMB_DA1 | +3VL_EC      | BAT                   | 0x0B            | 0x16            | 0x17         |
|                          |              | CHGR                  | 0x09            | 0x12            | 0x13         |
|                          |              | Timer                 | 0x51            | 0xA2            | 0xA3         |
| EC_SMB_CK2<br>EC_SMB_DA2 | +3VL         | PD                    | 0x23            | 0x46            | 0x47         |
|                          | +3VS         | Thermal<br>Sensor     | 0x48            | 0x90            | 0x91         |
|                          |              | IR<br>Sensor          | 0x10            | 0x20            | 0x21         |
|                          |              |                       |                 |                 |              |
| EC_SMB_CK3<br>EC_SMB_DA3 | +3VS_SHUTTER | ShutterMCU            | 0x64<br>0x4E    | 0xC9<br>0x0D    | 0xCA<br>0x9E |
|                          | +3VALW       | BMI160<br>[G+Gyro]    | 0x68            | 0xD0            | 0xD0         |
|                          |              | BMM150<br>[Geometric] | 0x11            | 0x22            | 0x23         |









Table 32. USB3/USB2 Port Pairing for USB-C\* Connectors

|                | Connector C0 | Connector C1 | Connector C2 | Connector C3 |
|----------------|--------------|--------------|--------------|--------------|
| CPU USB3 port# | 1            | 2            | 3            | 4            |
| PCH USB2 port# | 2            | 3            | 4            | 6            |



To make split xDCI controller working functionally for different USB-C\* connectors with increasing port numbers (TCP0\_\*, TCP1\_\*, TCP2\_\*, TCP3\_\*), recommended to pair with increasing number of USB2 ports from PCH. Simplest form of requirement is to match USB2/USB3 port numbers for USB-C\* connectors, but it is not strictly required.



12/9 Remove SOC\_GPP\_E7 reserved @PH



12/25 Remove reserve UART\_BT\_WAKE#



SOC\_WWAN\_WAKE#--->GPP\_F7  
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.  
INTERNAL PD 20K


12/9 Del SOC\_WWAN\_WAKE#-->GPP\_F7, @ PH and @PD

SOC\_WWAN\_RST#-->GPP\_F10  
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.  
INTERNAL PD 20K

12/9 Del SOC\_WWAN\_RST#-->GPP\_F10, @PD

12/16 RC42 GLITCH@-->SMT


12/9 SOC\_WWAN\_OFF#\_SW-->GPP\_F9



SOC\_GPP\_H2  
BOOT STRAP3 - BIT3  
This is bit 1 of a total of 4-bit encoded pin straps for boot configuration.  
Refer to Boot Strap 0 (on GPP\_C5) for the encoding.  
INTERNAL PD 20K


SOC\_GPP\_H1  
BOOT STRAP1 - BIT2  
This is bit 1 of a total of 4-bit encoded pin straps for boot configuration.  
Refer to Boot Strap 0 (on GPP\_C5) for the encoding.  
INTERNAL PD 20K

SOC\_GPP\_H0  
BOOT STRAP1 - BIT1  
This is bit 1 of a total of 4-bit encoded pin straps for boot configuration.  
Refer to Boot Strap 0 (on GPP\_C5) for the encoding.  
INTERNAL PD 20K




12/9 Modify ORB P79-->P07

12/9 Check CMC@ SMT or not



XDP\_ITP\_PMODE  
DEF TESTMODE  
INTERNAL PU 20K  
This strap should sample high. There should NOT be any on-board device driving it to opposite direction during strap sampling.






12/9 Modify CFG0 CFG7 CFG14 on CPU CFG Page 19


|   |  |                    |                 |                           |                         |                |
|---|--|--------------------|-----------------|---------------------------|-------------------------|----------------|
| Security Classification   |  | Compal Secret Data |                 | Compal Electronics, Inc.  |                         |                |
| Issued Date   |  | 2019/11/29         | Deciphered Date | 2020/12/31                |                         |                |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |  |                    |                 | Title                     |                         |                |
|   |  |                    |                 | TGL-UP3(1/14)DDI,MSIC,XDP |                         |                |
|   |  |                    |                 | Document Number           |                         |                |
|   |  |                    |                 | LA-K261P                  |                         |                |
|   |  |                    |                 | Rev                       | 0.3                     |                |
|   |  |                    |                 | Date:                     | Friday, August 14, 2020 | Sheet 7 of 100 |


## Follow Intel DDR4 N1L

DDR4: Refer to 609003 TGL U DDR4 SODIMM RVP SCH REV0p5



|   |                        |                 |            |                          |                   |  |
|---|------------------------|-----------------|------------|--------------------------|-------------------|--|
| Security Classification   | Compal Secret Data     |                 |            | Compal Electronics, Inc. |                   |  |
| Issued Date   | 2019/11/29             | Deciphered Date | 2020/12/31 | Title                    | TGL-UP3(3/14)DDR4 |  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                        |                 |            | Released Document Number | Rev. 0.           |  |
|   |                        |                 |            | LA-K261P                 |                   |  |
| Date  | Issued August 14, 2020 |                 | Sheet      | 8 of 100                 |                   |  |











2019/12/09  
1.Change Net name from CLK\_PCIE\_P/N0 to CLK\_PEG\_P/N0 follow 19 OPP  
ICL 2.Remove PCIe Port4 & Port5 & Port6 for no use

Follow  
607872\_TGL\_UY\_PDG\_Rev0p5 for Glitch






SM\_INTRUDER#  
NO INTERNAL PU/PD  
HIGH: SPI VOLTAGE IS 1.8V  
LOW: SPI VOLTAGE IS 3.3V



SSD  
CR

[68] CLK\_PCIE\_P3  
[68] CLK\_PCIE\_N3  
[70] CLK\_PCIE\_P2  
[70] CLK\_PCIE\_N2




CLK\_PCIE\_P3  
CLK\_PCIE\_N3  
CLK\_PCIE\_P2  
CLK\_PCIE\_N2





SPIVCCIOSEL  
3.3V / 1.8V SELECT FOR SPI  
HIGH: 1.8V  
LOW: 3.3V  
Follow 609003\_TGL\_U\_DDR4\_SODIMM\_RVP\_SCH




[58] AC\_PRESENT  
[58] PBTN\_OUT#  
[58] PCH\_DPWROK




PCH PLTRST Buffer







2019/12/09  
1.Change Net name SOC\_DGPU\_PWR\_EN to DGPU\_PWR\_EN  
2.Change Net name SOC\_DGPU\_HOLD\_RST# to  
3.Remove SOC\_WGFF\_SSD\_WAKE# Single  
4.Change D019 Single from SOC\_GC6\_FB\_EN to GPU\_ALL\_PG00D  
5.Remove SOC\_WL\_WARE# single (DJ19) with WLAN\_WAKE is EC control  
6.Remove SOC\_VRAM\_TYPE Single (DF21)




12/25 TGL use GPP\_A13 for BT


12/25 Remove off page



## Strap Pin



|             | RAM_ID3 | RAM_ID2 | RAM_ID1 | RAM_ID0 | PartNumber - Description   | SDP/DDP | X76 Number  |
|-------------|---------|---------|---------|---------|--|---------|-------------|
| NO RAM      | 0       | 0       | 0       | 0       | NO on board RAM  |         |             |
| Hynix_16G   | 0       | 0       | 0       | 1       | SA0000CZ100 , S IC D4 16G/3200 H5ANAG6NCMR-XNCFBGA96P<br>SA0000CZ110 , S IC D4 16G/3200 H5ANAG6NCMR-XNCA32I      | DDP     | X7685032LC6 |
| Micron_16G  | 0       | 0       | 1       | 0       | SA0000CSR00 , S IC D4 16G/3200 MT40A1G16RC-062E:B FBGA<br>SA0000CSR20 , S IC D4 16G/3200 MT40A1G16RC-062E:B A32I | SDP     | X7685032LCB |
| Samsung_16G | 0       | 0       | 1       | 1       | SA0000CZ200 , S IC D4 16G/3200 K4AAG165WA-BCWE FBGA96P<br>SA0000CZ210 , S IC D4 16G/3200 K4AAG165WA-BCWE A32I    | SDP     | X7685032LCC |
| Hynix_8G    | 0       | 1       | 0       | 0       | SA0000CZ300 , S IC D4 8G/3200 H5AN8G6NCJR-XNC FBGA 96P<br>SA0000CZ310 , S IC D4 8G/3200 H5AN8G6NCJR-XNC A32I     | SDP     | X7685032LC9 |
| Micron_8G   | 0       | 1       | 0       | 1       | SA0000CZ500 , S IC D4 8G/3200 K4A8G165WC-BCWE FBGA 96P<br>SA0000CZ510 , S IC D4 8G/3200 K4A8G165WC-BCWE A32I     | SDP     | X7685032LCA |
| Samsung_8G  | 0       | 1       | 1       | 0       | SA0000CZ300 , S IC D4 8G/3200 H5AN8G6NCJR-XNC FBGA 96P<br>SA0000CZ310 , S IC D4 8G/3200 H5AN8G6NCJR-XNC A32I     | SDP     | X7685032LCB |
| Hynix_8G    | 0       | 1       | 1       | 1       | SA0000CZ330 , S IC D4 8G/3200 H5AN8G6NDJR-XNC FBGA 96P<br>SA0000CZ340 , S IC D4 8G/3200 H5AN8G6NDJR-XNC A32I     | SDP     | X7685032LCB |
| TBD         | 1       | 0       | 0       | 0       |  | TBD     |             |
|             | 1       | 0       | 0       | 1       |  |         |             |
|             | 1       | 0       | 1       | 0       |  |         |             |



|  |                    |                 |            |                          |                   |
|--|--------------------|-----------------|------------|--------------------------|-------------------|
| Security Classification  | Compal Secret Data |                 |            | Compal Electronics, Inc. |                   |
| Issued Date  | 2019/11/29         | Deciphered Date | 2020/12/31 | Title                    | TGL-UP3(7/14)GPIO |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            |                          | Rev 0.3           |
| LA-K261P   |                    |                 |            |                          | Sheet 12 of 100   |
| Date: Friday, August 14, 2020  |                    |                 |            |                          |                   |






Table 58. Signal Descriptions


| Name  | Type | SSC Capable | Description   |
|---|------|-------------|---|
| PCH-LP (U): <ul style="list-style-type: none"><li>CLKOUT_PCIE_P[6:0]</li><li>CLKOUT_PCIE_N[6:0]</li></ul> PCH-LP (Y): <ul style="list-style-type: none"><li>CLKOUT_PCIE_P[6:1]</li><li>CLKOUT_PCIE_N[6:1]</li></ul> | O    | Yes         | <b>PCI Express* Clock Output:</b> Serial Reference 100 MHz PCIe* specification compliant differential output clocks to PCIe* devices <ul style="list-style-type: none"><li>CLKOUT_PCIE_P/N [6:0] = Can be used for PCIe* Gen1/2/3 support</li><li>CLKOUT_PCIE_P/N [4, 3, 0] = Must be used for PCIe* Gen4 support</li></ul> |









### SVID DATA




### SVID ALERT





### SVID CLOCK



|   |  |                    |  |                 |  |                           |  |                         |  |
|---|--|--------------------|--|-----------------|--|---------------------------|--|-------------------------|--|
| Security Classification   |  | Compal Secret Data |  |                 |  | Compal Electronics, Inc.  |  |                         |  |
| Issued Date   |  | 2019/11/29         |  | Deciphered Date |  | 2020/12/31                |  | Title                   |  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |  |                    |  |                 |  | TGL-UP3(10/14)Power, SVID |  |                         |  |
|   |  |                    |  |                 |  | Document Number           |  | Rev                     |  |
|   |  |                    |  |                 |  | LA-K261P                  |  | 0.3                     |  |
|   |  |                    |  |                 |  | Date:                     |  | Friday, August 14, 2020 |  |
|   |  |                    |  |                 |  | Sheet                     |  | 15 of 100               |  |



EMC CAPS-PLACE  
 < 4mm from SOC VDDQ  
 with each pair < 12mm Apart  
 12pF\* 3 (@RF@)  
 2.2pF\* 3 (@RF@)



12/11 VCCSTG follow ICL U design. SMT VCCSTG power




| Singal Name |                    | Input |   |   |
|-------------|--------------------|-------|---|---|
| Volume      | VCCST_OVERRIDE_LS  | H     | D | L |
|             | PM_SLP_S3# (SUSP#) | D     | H | L |
|             | EC_VCCST_EN Output | H     | H | L |

VCCST\_OVRD

SLP\_S3#

VCCST\_EN


VCCST\_OVRD  
CPU\_C10\_GATE#



VCCSTG\_EN

|  |                    |                 |            |   |       |     |
|--|--------------------|-----------------|------------|---|-------|-----|
| Security Classification  | Compal Secret Data |                 |            | <i>Compal Electronics, Inc.</i><br><b>TGL-UP3(11/14)Power</b> |       |     |
| Issued Date  | 2019/11/29         | Deciphered Date | 2020/12/31 | Title   |       |     |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Sheet   | 16 of | 100 |
|  |                    |                 |            | Docu. Number  | Rev   |     |
|  |                    |                 |            | <b>LA-K261P</b><br>0.3  |       |     |





|   |                    |                 |            |                          |                         |                 |
|---|--------------------|-----------------|------------|--------------------------|-------------------------|-----------------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |                         |                 |
| Issued Date   | 2019/11/29         | Deciphered Date | 2020/12/31 | Title                    | TGL-UP3(13/14)GND       |                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number          | LA-K261P                | Rev 0.3         |
|   |                    |                 |            | Date:                    | Friday, August 14, 2020 | Sheet 18 of 100 |



12/10 Refer 607872\_TGL\_UP3\_UP4\_PLATFORM\_DOCUMENT\_REV1.0 Page114

| CFG          | Description  | Termination   | Resistor |
|--------------|--|---|----------|
|              | Operation; No stall.<br>- 0 = Stall                        |   |          |
| CFG[0]       | RSVD   | None  |          |
| CFG[1]       | RSVD   | Pull-up to VCCIO  | 1K ohm   |
| CFG[2]       | RSVD   | Pull-up to VCCIO  | 1K ohm   |
| CFG[3]       | RSVD   | Pull-up to VCCIO  | 1K ohm   |
| CFG[4]       | eDP enable Strap: - 1 = Disabled. - 0 = Enabled.           | Pull-up to VCCIO / Pull-down- Platform design dependent | 1K ohm   |
| CFG[6:5]     | RSVD   | None  |          |
| CFG[7]       | PEG deferred link training                                 | Pull-up to VCCIO / Pull-down- Platform design dependent | 1K ohm   |
| CFG[8]       | RSVD   | None  |          |
| CFG[11:9]    | RSVD   | Pull-up to VCCIO  | 1K ohm   |
| CFG[13:12]   | RSVD   | None  |          |
| CFG[14]      | PEG60 Lane Reversal: - 1 - (Default) Normal - 0 - Reversed | Pull-up to VCCIO / Pull-down- Platform design dependent | 1K ohm   |
| CFG[1 7:15 ] | RSVD   | None  |          |

12/11 change BPM#0~3 to test point

Processor BPM#[3:0] nets can be left floated when not use for debug. Processor CFG[19:0] and PCH chipset test interfaces might have dual purpose usage. From



Follow #614056  
For ES1 FIVR Power ON


Check reserve or not

12/10 ORB no PH or PD on CFG7 and CFG14

12/10 Fine tune @ and test point

(For Strap & XDP)  
CFG Signals






For layout need use 12.3x15.5 package size

need change 0201

|   |   |
|---|---|
| SDP@<br>RD206<br>0.0402_5%<br>SD028000080 | SDP@<br>RD208<br>0.0402_5%<br>SD028000080 |
| SDP@<br>RD207<br>0.0402_5%<br>SD028000080 | SDP@<br>RD209<br>0.0402_5%<br>SD028000080 |





2019/11/14  
change CD237 PN to SGA00009S00



|       | SDP | DDP |
|-------|-----|-----|
| RD79  | ASM | NA  |
| RD78  | NA  | ASM |
| RD220 | NA  | ASM |




  


|       |      |        |
|-------|------|--------|
| RD206 | 0.5% | 240_1% |
| RD207 | 0.5% | 240_1% |
| RD208 | 0.5% | 240_1% |
| RD209 | 0.5% | 240_1% |



Base on Intel SPEC

The ALERT signal must be routed in the opposite direction to the address/command bus. For example, the alert signal must first connect to the last device that the address/command bus is connected to.






2 as near each on board RAM device as possible

Add for cap downsized






# eDP



## 12/24 Add PWM Mux



# PWM MUX

| PRI_PMW_SEL | Path     | Function    |
|-------------|----------|-------------|
| H           | A2 to DA | Privacy ON  |
| L           | A1 to DA | Privacy OFF |




# Camera



From CPU



# DMIC




# Touch Screen




|   |                    |                 |                 |                          |                          |
|---|--------------------|-----------------|-----------------|--------------------------|--------------------------|
| Security Classification   | Compal Secret Data | 2018/05/17      | Deciphered Date | 2021/05/17               | Compal Electronics, Inc. |
| Issued Date   | 2018/05/17         | Deciphered Date | 2021/05/17      | Compal Electronics, Inc. |                          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |                 |                          | Rev 0.3                  |
| LA-J494P  |                    |                 |                 |                          | Rev 0.3                  |
| Date: Friday, August 14, 2020   |                    |                 |                 |                          | Sheet 38 of 100          |




MB\_USB3.1 TypeC Conn. (Port 0/ Re-Timer Master)








- Feature List:
- 1. Support TBT/USB/DP/MF Retimer over SingleType-C port
  - 2. Support Source of 5v @ 3A from Type-C port
  - 3. Support Sink of up to 20v @ 5A over Type-C port
  - 4. Support USB2 directly over Type-C port



- I2C1(Slave) to EC
- I2C2(Slave) to PCH
- I2C3(Master) to BB



$DIV = R2/(R1+R2)$   
 $ADCIN1 = 1(0.04)$   
 $ADCIN2 = 7(0.75)$   
 $I2C\ Index\ \#4$   
 $Address: 0x46$

Table 5. I<sup>2</sup>C Default Slave Address for I2C\_EC\_SCL/SDA



| I <sup>2</sup> C address index (decoded from ADCIN1 and ADCIN2) | Port | Slave Address   | Available During BOOT |
|---|------|-----------------|-----------------------|
| #1  | A    | 0 1 0 0 0 0 0 0 | R/W Yes               |
| #2  | A    | 0 1 0 0 0 0 0 1 | R/W Yes               |
| #3  | A    | 0 1 0 0 0 0 1 0 | R/W Yes               |
| #4  | A    | 0 1 0 0 0 0 1 1 | R/W Yes               |







Table 2. Decoding of ADCIN1 and ADCIN2 Pins

| MIN    | Target | MAX    | Without using R <sub>pull</sub> or R <sub>down</sub> | ADCINx decoded value |
|--------|--------|--------|--|----------------------|
| 0      | 0.0114 | 0.0228 | to GND   | 0                    |
| 0.0229 | 0.0455 | 0.0722 | to GND   | 1                    |
| 0.0723 | 0.1425 | 0.1425 | to GND   | 2                    |
| 0.1426 | 0.1889 | 0.2352 | to GND   | 3                    |
| 0.2353 | 0.3022 | 0.3671 | to GND   | 4                    |
| 0.3672 | 0.5388 | 0.7064 | to LDO_V15   | 5                    |
| 0.7065 | 0.8592 | 0.9005 | to LDO_V15   | 6                    |
| 0.9006 | 0.9530 | 1.0    | to LDO_V15   | 7                    |

Table 6. Device Configuration using ADCIN1 and ADCIN2


| ADCIN1 decoded value | ADCIN2 decoded value | I <sup>2</sup> C address index | Dead Battery Configuration   |
|----------------------|----------------------|--------------------------------|--|
| 7                    | 5                    | #1                             | AlwaysEnableSink: The device always enables the sink path regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.   |
| 5                    | 5                    | #2                             |  |
| 2                    | 5                    | #3                             |  |
| 1                    | 7                    | #4                             |  |
| 7                    | 4                    | #1                             | SinkRequires_30A: The device only enables the sink path if the attached source is offering at least 3.0A. USB PD is disabled until configuration is loaded.  |
| 4                    | 4                    | #2                             |  |
| 3                    | 0                    | #3                             |  |
| 2                    | 7                    | #4                             |  |
| 7                    | 6                    | #1                             | SinkRequires_15A: The device only enables the sink path if the attached source is offering at least 1.5A. USB PD is disabled until configuration is loaded.  |
| 6                    | 6                    | #2                             |  |
| 6                    | 5                    | #3                             |  |
| 6                    | 7                    | #4                             |  |
| 7                    | 3                    | #1                             | HighPowerHighVoltage: The device always enables the sink path during the initial implicit contract regardless of the amount of current the attached source is offering. The PU controller will enter the 'HPI' mode, enable USB PD PWR and negotiate a contract for the highest power contract that is offered up to 20 V. |
| 3                    | 3                    | #2                             |  |
| 4                    | 0                    | #3                             |  |
| 3                    | 7                    | #4                             |  |
| 7                    | 0                    | #1                             | SinkMode: The device does not enable the sink path. USB PD is disabled until configuration is loaded. Note that the configuration could put the device into a source only mode.  |
| 0                    | 0                    | #2                             |  |
| 6                    | 0                    | #3                             |  |
| 5                    | 7                    | #4                             |  |







|   |                    |                 |                                      |                          |         |
|---|--------------------|-----------------|--------------------------------------|--------------------------|---------|
| Security Classification   | Compal Secret Data |                 | Date                                 | Compal Electronics, Inc. |         |
| Issued Date   | 2019/11/28         | Deciphered Date | 2019/11/28                           | Title                    | WLAN-BT |
| <p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.</p> |                    |                 | Drawing Number<br><b>LA-J471PR03</b> | Rev                      | V0.0    |
|   |                    |                 | Date: Friday, August 14, 2020        | Sheet 52 of 99           |         |

# RTD3 support












+3VALW\_EC  
+5VS

OMEN New ESB CLK&DAT for Extend I/O

Some EC GPIO maybe change to extend IO control:TBD







Some EC GPIO maybe change to extend IO control:TBD






## Keyboard conn

|   |                          |
|---|--------------------------|
| 1 | VDD Power Supply Voltage |
| 2 | DATA PS/2 Data           |
| 3 | CLK PS/2 Clock           |
| 4 | GND                      |
| 5 | I2C Clock or SMBus Clock |
| 6 | I2C Data or SMBus Data   |
| 7 | I2C INT                  |
| 8 | Touchpad Enable/Disable  |



## ESD Diode










## Lid Switch (Hall Effect Sensor)



EC\_ON 2 1 D3 SCS000037  
LRB521S-40T1G\_SOD523-2-2


+3VL 2 1 D38 SCS000037  
LRB521S-40T1G\_SOD523-2-2




|         | LPHR1          | LPHR2            | JPLPH1        | JPLPH2         | LPHU2    | LPHD1 |
|---------|----------------|------------------|---------------|----------------|----------|-------|
|         | +3VL to EC_VCC | +3VALW to EC_VCC | Load SW input | Bypass Load SW | SW input |       |
| non-LPH | V              |                  |               | V              |          |       |
| LPH     |                | V                | V             |                | V        | V     |
|         |                |                  |               |                |          |       |

|   |                    |                 |            |                          |                 |          |
|---|--------------------|-----------------|------------|--------------------------|-----------------|----------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |                 |          |
| Issued Date   | 2019/07/17         | Deciphered Date | 2019/07/17 | Title                    | LID             |          |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Size                     | Document Number | Rev      |
|   |                    |                 |            |                          | LA-J471PR01     | V0.1     |
| Date:   |                    |                 |            | Friday, August 14, 2020  | Sheet           | 64 of 99 |


# TPM2.0



# IR THERMAL SENSOR




Need check pin define




# CPU THERMAL SENSOR

## CPU THERMAL SENSOR





# Finger Printer



Check with Vendor , FPR\_OFF# / LID\_SW\_FPR# have internal PH on FPR

# Screw Hole



|   |                    |                 |            |                          |                         |                 |
|---|--------------------|-----------------|------------|--------------------------|-------------------------|-----------------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |                         |                 |
| Issued Date   | 2018/05/17         | Deciphered Date | 2021/05/17 | Title                    | TPM/Screw               |                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Sheet                    | Document Number         | Rev             |
|   |                    |                 |            | 66                       | LA-K261P                | 0.3             |
|   |                    |                 |            | Date:                    | Friday, August 14, 2020 | Sheet 66 of 100 |






Table 12. SAD+Read/Write patterns


| Command | SAD[6:1] | SAD[0] = SA0 | R/W | SAD+R/W        |
|---------|----------|--------------|-----|----------------|
| Read    | 010100   | 0            | 1   | 01010001 (51h) |
| Write   | 010100   | 0            | 0   | 01010000 (50h) |
| Read    | 010100   | 1            | 1   | 01010011 (53h) |
| Write   | 010100   | 1            | 0   | 01010010 (52h) |

## ACCELEROMETER ST Micro HP2DC



|   |                    |                 |            |                          |                         |
|---|--------------------|-----------------|------------|--------------------------|-------------------------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |                         |
| Issued Date   | 2018/05/17         | Deciphered Date | 2021/05/17 | Title                    | HDD/ODD Conn            |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number          | Rev                     |
|   |                    |                 |            | LA-K261P                 | 0.3                     |
|   |                    |                 |            | Date:                    | Friday, August 14, 2020 |
|   |                    |                 |            | Sheet                    | 67 of 100               |






|   |            |                    |            |                          |                         |
|---|------------|--------------------|------------|--------------------------|-------------------------|
| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                         |
| Issued Date   | 2018/08/30 | Deciphered Date    | 2018/08/30 | Title                    |                         |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Part Number              | Rev                     |
|   |            |                    |            | Custom                   | 0.3                     |
|   |            |                    |            | LA-K261P                 |                         |
|   |            |                    |            | Date:                    | Friday, August 14, 2020 |
|   |            |                    |            | Sheet                    | 70 of 100               |







# Charger




+5VL [77,85]  
+3VL [17,43,58,64,76,83,84,85]  
+5VALW [16,17,38,43,63,64,72,78,85,86,87,88,89,91,93]  
+12.6VB [38,57,83,84,85,86,89,91]  
+3VS [8,11,12,13,38,42,56,57,63,66,67,68,70,73,77,78,80,88]

2013.01.07 Change MOS gate from +VL to B+ to prevent leakage.  
2014-10-13: Change Correct Power Net Name B+ => +19VB  
2014-10-20: Change USB\_IN\_STATUS# PU to +3VL (same power level as EC)  
2014-10-21: Change from single load switch back to MOS.  
Load Switch have body diode will leakage from out to in.




0520 Remove EMI 0 ohm




+3VS\_8713 RB85 1 2 0.0402 5% +3VS

# USB Charger port




From Re-driver


# USB3 Gen1 Redriver









0731






6/12 Change to PS8719



|  |  |                    |  |                         |  |                          |  |                 |  |     |  |
|--|--|--------------------|--|-------------------------|--|--------------------------|--|-----------------|--|-----|--|
| Security Classification  |  | Compal Secret Data |  |                         |  | Compal Electronics, Inc. |  |                 |  |     |  |
| Issued Date  |  | 2019/04/02         |  | Deciphered Date         |  | 2021/04/03               |  | Title           |  |     |  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |  |                    |  |                         |  |                          |  | USB Charger     |  |     |  |
|  |  |                    |  |                         |  |                          |  | Document Number |  | Rev |  |
|  |  |                    |  |                         |  |                          |  | Custom          |  | 0.3 |  |
|  |  |                    |  |                         |  |                          |  | LA-K261P        |  |     |  |
| Date:  |  |                    |  | Friday, August 14, 2020 |  | Sheet                    |  | 71 of 100       |  |     |  |





A B C D E




|   |                         |                 |            |                          |                       |
|---|-------------------------|-----------------|------------|--------------------------|-----------------------|
| Security Classification   | Compal Secret Data      |                 |            | Compal Electronics, Inc. |                       |
| Issued Date   | 2017/07/24              | Deciphered Date | 2019/01/15 | Title                    | Shutter Camera 6K0020 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                         |                 |            | Document Number          | LA-H465P              |
|   |                         |                 |            | Rev                      | 0.1                   |
| Date:   | Friday, August 14, 2020 |                 |            | Sheet                    | 73 of 100             |








## Charger LED




|   |                    |                 |            |                          |          |         |
|---|--------------------|-----------------|------------|--------------------------|----------|---------|
| Security Classification   | Compal Secret Data |                 |            | Compal Electronics, Inc. |          |         |
| Issued Date   | 2018/05/17         | Deciphered Date | 2021/05/17 | Title                    |          |         |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                    |                 |            | Document Number          | LA-K261P | Rev 0.3 |
| Date: Friday, August 14, 2020   |                    |                 |            | Sheet                    | 77       | of 100  |






**+1.8V\_PRIM TO +1.8VS**

I (Max) : 0.2 A( Codec )  
RDS(max) : 150 mohm  
V drop : 0.03V










**For +1.8V\_PRIM Discharge**



Add +1.8VS power down


|                         |  |                    |  |                          |  |
|-------------------------|--|--------------------|--|--------------------------|--|
| Security Classification |  | Compal Secret Data |  | Compal Electronics, Inc. |  |
| Issued Date             |  | 2018/05/17         |  | Title                    |  |
|                         |  | Deciphered Date    |  | DC Interface             |  |
|                         |  |                    |  | Document Number          |  |
|                         |  |                    |  | LA-K261P                 |  |
|                         |  |                    |  | Rev                      |  |
|                         |  |                    |  | 0.3                      |  |
|                         |  |                    |  | Date:                    |  |
|                         |  |                    |  | Friday, August 14, 2020  |  |
|                         |  |                    |  | Sheet                    |  |
|                         |  |                    |  | 78 of 100                |  |






|   |            |                    |            |                          |                         |
|---|------------|--------------------|------------|--------------------------|-------------------------|
| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                         |
| Issued Date   | 2019/06/20 | Deciphered Date    | 2021/09/30 | Title                    | DC Conn                 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Size Document Number     | LAH                     |
|   |            |                    |            | Rev                      | v0.1                    |
|   |            |                    |            | Date:                    | Friday, August 14, 2020 |
|   |            |                    |            | Sheet                    | 82 of 99                |







|   |                         |                 |            |                          |                    |
|---|-------------------------|-----------------|------------|--------------------------|--------------------|
| Security Classification   | Compal Secret Data      |                 |            | Compal Electronics, Inc. |                    |
| Issued Date   | 2019/07/17              | Deciphered Date | 2019/07/17 | Title                    | <b>BATT Conn</b>   |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                         |                 |            | Document Number          | <b>LA-J471PR01</b> |
|   |                         |                 |            | Rev                      | <b>V0.1</b>        |
| Date:   | Friday, August 14, 2020 |                 |            | Sheet                    | 83 of 99           |




|  |            |                    |            |                          |         |
|--|------------|--------------------|------------|--------------------------|---------|
| Security Classification  |            | Compal Secret Data |            | Compal Electronics, Inc. |         |
| Issued Date  | 2019/06/20 | Deciphered Date    | 2021/09/30 | Title                    | CHARGER |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | LAH     |
| Date:  |            | Sheet              | 84         | of                       | 99      |




|   |                         |                 |            |                          |             |  |
|---|-------------------------|-----------------|------------|--------------------------|-------------|--|
| Security Classification   | Compal Secret Data      |                 |            | Compal Electronics, Inc. |             |  |
| Issued Date   | 2016/09/01              | Deciphered Date | 2019/09/01 | Title                    | 3VALW/5VALW |  |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |                         |                 |            | Document Number          | LAH323P     |  |
|   |                         |                 |            | Rev                      | v0.3        |  |
| Date:   | Friday, August 14, 2020 | Sheet           | 85         | of                       | 99          |  |



|  |            |                    |            |                                 |                           |
|--|------------|--------------------|------------|---------------------------------|---------------------------|
| Security Classification  |            | Compal Secret Data |            | <b>Compal Electronics, Inc.</b> |                           |
| Issued Date  | 2016/09/01 | Deciphered Date    | 2019/09/01 | Title                           | <b>1.2VP/0.6VSP/2.5VP</b> |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Standard Document Number        | Rev                       |
|  |            |                    |            | Custom                          | 0.1                       |
|  |            |                    |            | Date:                           | Friday, August 14, 2020   |
|  |            |                    |            | Sheet                           | 86 of 100                 |









31 pin is a function to fix decay down slew rate to reduce acoustic noise.  
High(5V): enable  
Low:(0V): disable  
this pin can dynamic change state.

AOE6936


I D (at V GS =10V) 55A 85A  
R DS(ON) (at V GS =10V) <5m ohm <2m ohm  
R DS(ON) (at V GS =4.5V) <8m ohm <3m ohm







AON6380  
R DS(ON) (at V GS =10V) < 6.8mohm  
R DS(ON) (at V GS =4.5V) < 10.5mohm

AON6314  
R DS(ON) (at V GS =10V) < 2.8mohm  
R DS(ON) (at V GS =4.5V) < 3.5mohm






+VCCIN




330U \*2  
22U\_0402 \*10  
10U\_0402\*22  
1u\_0402\*4

+VCCIN


close EE PinBV36 or PinCT33



+VCCIN



+VCCIN



|   |            |                    |            |                          |                  |
|---|------------|--------------------|------------|--------------------------|------------------|
| Security Classification   |            | Compal Secret Data |            | Compal Electronics, Inc. |                  |
| Issued Date   | 2016/09/01 | Deciphered Date    | 2019/09/01 | Title                    | VCORE_DECOUPLING |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. |            |                    |            | Document Number          | 2019OPP ICL      |
|   |            |                    |            | Rev                      | 0.1              |
| Date:   |            |                    |            | Friday, August 14, 2020  | Sheet 90 of 100  |



Version change  
list (P.I.R. List)

Item

Page #

Date

Title

Issue  
Description

Request  
Owner

Solution  
Description

Rev.

|    |                        |            |           |                                    |     |   |    |
|----|------------------------|------------|-----------|------------------------------------|-----|---|----|
| 1  | P84                    | 2020/03/27 | Change to | Down size                          | PWR | PCB26 & PCB27 from SE024681J80 to SE00000PS00<br>PCB30 from SE000006900 to SE000010V00 (down size)<br>PCB17 from SE000009RY0 to SE000010V00 (down size)   | SI |
| 2  | P87 P86 P93            | 2020/03/27 | Change to | X1 Code                            | PWR | PL1001 PL1801 PL2501 PLI1 from SH00001KJ00 to SH00001NF00   | SI |
| 3  | P88                    | 2020/04/01 | Change to | psys Reserve                       | PWR | add PRZ63 reserve   | SI |
| 4  | P88                    | 2020/04/07 | Change to | Charger Ipsys                      | PWR | PRZ49 from (SD034162280) 16.2K 0402to (SD034931180)9.31K 0402   | SI |
| 5  | P87                    | 2020/04/06 | Change to | VID pull high change to +3VALW_LPH | PWR | PR1007 PR1008 VID pull high change to +3VALW_LPH  | SI |
| 6  | P88                    | 2020/04/13 | Change to | CPU Transient                      | PWR | PRZ52 = from 21.5K +-1% 0402 (SD034215280) to 19.6K +-1% 0402kohm (SD000003580)<br>PRZ19 = from 12.4K +-1% 0402 (SD00000AJ80) to 78.7K +-1% 0402 (SD034787280),<br>PRZ11 =from 12.1K +-1% 0402 (SD034121280) to 8.87K +-1% 0402 SD034887180,<br>PRZ29 = from19.6K +-1% 0402 (SD000003580) to 10K +-1% 0402(SD034100280)<br>PRZ30 = from 24.9K +-1% 0402 (SD034249280) to 110K +-1% 0402 (SD034110380) | SI |
| 7  | P90                    | 2020/04/13 | Change to | CPU Transient                      | PWR | PCZ44, PCZ54, PCZ57, PCZ55, PCZ64 from 10U 0402 (SE00000UD00) TO 22U 0402 (SE000014600)<br>PCZ39, PCZ36, PCZ41, PCZ42, PCZ67, to 10U 0402 (SE00000UD00)<br>PCZ38, PCZ37, PC34 unPOP   | SI |
| 8  | P88                    | 2020/04/13 | Change to | IMON                               | PWR | PRZ52 from (SD000003580) 19.6K 0402 to (SD034210280)21K 0402  | SI |
| 9  | P88                    | 2020/05/18 | Change to | Psys POP                           | PWR | PRZ63 0_0402_5% pop   | PV |
| 10 | P85 P87<br>P88 P91 P93 | 2020/05/19 | Change to | short pad                          | PWR | PR1804 PR318 PRG15 PRG26<br>PRG29 PRG8 PRI1 PRZ39 PRZ41 PRZ44 PRZ45 PRZ50 0 0402 ohm to Short pad   | PV |
| 11 | P84                    | 2020/06/01 | Change to | Acoustics Change low noise         | PWR | PCB13 PCB15 PCB24 change to SE00000X210   | PV |
| 12 | P91                    | 2020/06/03 | Change to | AUX LL                             | PWR | PCG16, PHG1,PRG12 POP PRG24 Change to 2.05K_0402<br>PRG23 Change to 1.37K 0402 PRG11 PRG13 Change to 0 ohm  | PV |
| 13 | P84                    | 2020/06/09 | Change to | Charger Fsw 1MHz                   | PWR | PRB22 Change to SD034133380 (133K +-1% 0402)  | PV |
| 14 | P84                    | 2020/06/10 | Change to | Charger OCP                        | PWR | PQB2 Change to AOE6936  | PV |
| 15 | P91                    | 2020/06/12 | Change to | AUX LL                             | PWR | PRG17 Change to SD014365180 S BES 1/10W 3.65K +-1% 0603<br>PRG10 Change to SD014226180 S BES 1/10W 2.26K +-1% 0603  | PV |
| 16 | P84 P86 P87            | 2020/07/22 | Change to | short pad                          | PWR | PRG11, PRG12, PRG13, PR1001, PR1009, PR1010, PR1035, PRB15, PRM12. 0_0402 ohm to Short pad  | PV |
| 17 | P89 P91                |            |           |                                    |     | PRZ60 0_0603 ohm to Short pad   | MV |
|    | P87                    | 2020/08/07 | Change to | VNNBYPASS and 1.05VBYPASS UNPOP    | PWR | VNNBYPASS and 1.05VBYPASS UNPOP   | MV |

Security Classification

Issued Date

Deciphered Date

Document Number

Date:

Sheet

of

Rev

Compal Secret Data

2018/12/11

2020/08/14

PIR

Friday, August 14, 2020

99

100

0.1

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, TRANSMITTED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.