

Hadley14'' Schematics Document

Haswell ULT

2013-08-14
REV : A00

DY : None Installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Hadley 14''

Rev
A00

Date: Wednesday, August 14, 2013


Sheet 1 of 107

Hadley 14 Block Diagram

Project code : 91.46L01.001


PCB P/N : 12310

Revision : SB



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size
A3

Document Number
Hadley 14"


Date: **Wednesday, August 14, 2013**

Rev
A00

Sheet 3 of 107

<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>CPU (THERMAL/CLOCK)</i>			
Size A3	Document Number	<i>Hadley 14"</i>	Rev A00
Date:	Wednesday, August 14, 2013	Sheet 4 of	107

SSID = CPU





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size	Document Number	Rev	
Custom	Hadley 14"	A00	
Date:	Wednesday, August 14, 2013	Sheet	5 of 107


SSID = CPU



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT


SSID = CPU



SSID = CPU


HDMI

54 HDMI_DATA2#
54 HDMI_DATA2
54 HDMI_DATA1#
54 HDMI_DATA1
54 HDMI_DATA0#
54 HDMI_DATA0
54 HDMI_CLK#
54 HDMI_CLK




DDI1_TXN0
DDI1_TXP0
DDI1_TXN1
DDI1_TXP1
DDI1_TXN2
DDI1_TXP2
DDI1_TXN3
DDI1_TXP3
DDI2_TXN0
DDI2_TXP0
DDI2_TXN1
DDI2_TXP1
DDI2_TXN2
DDI2_TXP2
DDI2_TXN3
DDI2_TXP3
EDP_TXN0
EDP_TXP0
EDP_TXN1
EDP_TXP1
EDP_TXN2
EDP_TXP2
EDP_TXN3
EDP_TXP3
EDP_AUXN
EDP_AUXP
EDP_RCOMP
EDP_DISP_UTIL

EDP_TX0_DN 52
EDP_TX0_DP 52
EDP_TX1_DN 52
EDP_TX1_DP 52
EDP_AUX_DN 52
EDP_AUX_DP 52
EDP_COMP
EDP_DISP_UTIL 1




Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (DDI/EDP)			
Size A3	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 8	of 107

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A4

Document Number


Hadley 14"

Rev
A00

Date: Wednesday, August 14, 2013


Sheet 9 of 107

SSID = CPU




SSID = CPU


MAX: 1.92A




CAP need close to pin K9 L10




CAP need close to pin B8




CAP need close to pin B11




CAP need close to pin AA21




CAP need close to pin AC9




CAP need close to pin J18




CAP need close to pin A20



CAP need close to pin AE9



CAP need close to pin AE8 J11



CAP need close to pin AG10

X02_0522
Change R1101~ R1105 to short pad

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(Power CAP2)

Size
A4

Document Number


Hadley 14"

Rev
A00


Date: Wednesday, August 14, 2013


Sheet 11 of 107


SSID = MEMORY




SSID = MEMORY





<Core Design>			
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
M1&M3			
Size	Document Number		Rev
A3	Hadley 14"		A00
Date:	Wednesday, August 14, 2013	Sheet 14 of	107

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (EDP SIDE BAND/GPIO/DDI)		
Size	Document Number	Hadley 14"			Rev
A3					A00
Date:	Wednesday, August 14, 2013	Sheet	15	of	107


SSID = CPU

PCIE Table


Port	Device	Share BUS
1	TBD	USB3.0_3
2	TBD	USB3.0_4
3	WLAN	
4	CARD READER	
5 (4lane)	TBD	
6 (4lane)	TBD	SATA0~3

USB 2.0 Table


Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	NC
3	NC
4	CAMERA
5	WLAN
6	Touch Panel
7	NC







Layout Note:
1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil





Layout Note:
1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil




SSID = CPU



Layout Note:
Place near CPU



X02_0520
For I7 ESD issue







Layout Note:

Place near R1706


PCH strap pin:

On Die DSW VR Enable	
DSWODVREN	Low = Disable ★ High = Enable (default)



Layout Note:
Place near R1725

X02_0520
For I7 ESD issue



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PM)

Size

Document Number


Hadley 14"

Rev	
-----	--

Date: Wednesday, August 14, 2013

Sheet 17 of 107

SSID = CPU




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (CLK/SMB/LPC/SPI)			
Size	Document Number	Rev	
A3	Hadley 14"	A00	
Date:	Wednesday, August 14, 2013	Sheet	18 of 107

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RTC/SATA/HDA/JTAG)

Size

Document Number


Hadley 14"

Rev

Date: Wednesday, August 14, 2013





Sheet 19 of 107

SSID = CPU





SSI Memory Matrix Table

Vendor	Size	M53 GPIO47	M52 GPIO46	M51 GPIO45	M50 GPIO44
Hynix	4	0	0	0	0
Hynix	6	0	0	0	1
Hynix	8	0	0	1	0
Samsung	4	0	0	1	1
Samsung	6	0	1	0	0
Samsung	8	0	1	0	1
Micron	4	0	1	1	0
Micron	6	0	1	1	1
Micron	8	1	0	0	0
Hadley 15/17 500IMM	1	1	1	1	1





BIOS strap pin:

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Disable (Default) High = Enable

The internal pull-down is disabled after PLTRST# deasserts



it is for "A1" stepping.

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	★ Low = Disable "Top-Block swap" mode (Default) High = Enable "Top-Block swap" mode


The internal pull-down is disabled after PLTRST# deasserts



Need SW double confirm if that's needed Top-Block swap

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.




Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts




Need double confirm, GPIO table set to GPI if that's needed PH or PL

Memory Matrix Define




www.vinafix.vn

SSID = CPU



PT : **stiff R2122 ,_DY R2114(reserve HSIO SW for check function)**
(All High Speed enter sleep mode, HSIO SW will be turn off)




<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (POWER2)			
Size	Document Number	Rev	
Custom	Hadley 14"	A00	
Date:	Wednesday, August 14, 2013	Sheet	21 of 107


SSID = CPU



SSID = CPU




SSID = KBC




SSID = Flash.ROM

SPI Flash ROM(8M) for PCH




Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number

Hadley 14"

Rev

A00


Date: Wednesday, August 14, 2013

Sheet 25 of 107

SSID = Thermal



PWM FAN1

Signal Routing Guideline:
Trace width = 15mil



PWM FAN2

Signal Routing Guideline:
Trace width = 15mil



C2607 close THM26

C2607 close THM26

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal NCT7718W/Fan

Size

Document Number



Hadley 14"

Date: Wednesday, August 14, 2013


Sheet 26 of 107

Rev
A00


SSID = AUDIO



Azalia I/F EMI



X02_0527
Change EC2723, EC2724, EC2701, EC2702
to 5.6pF for RF request



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Audio Codec ALC3223			
Size	Document Number	Rev	
Custom	Hadley 14"	X02	
Date:	Wednesday, August 14, 2013	Sheet	27 of 107

SSID = AUDIO

X02_0515
DUMMY


1.2V vrms single-end input



C/ R/ dividing resistor should be placed nearby amp side.



0322

DEPOP schematic




<Core Design>

Speaker




Grounding circuit for combo jack SLEEVE pin



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 14"


Date: Wednesday, August 14, 2013

Rev
A00

Sheet 30 of 107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Hadley 14"

Date:

Wednesday, August 14, 2013

Rev

A00

Reserved

Sheet

31


of

107

SSID = SDIO

Remove Switch(No support D3 cold)

- **Layout Note:**
closed to pin27



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader(RTS5227E)

Size
A4

Document Number

Hadley 14"

ev


A00

Date: Wednesday, August 14, 2013

Sheet 32 of 107


107

SSID = SDIO




Layout Note:

Close to Card Reader CONN



Layout Note:



closed to chip side








<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Card Reader CONN			
Size A3	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 33 of 107	


USB Port1 with power share






USB 3.0 Re-driver



Reserve For RF



USB Port2




To Connector

To PCH


From Connector

From PCH

USB3.0 Port2



0321 for EMI



<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				USB3.0(1)			
Size	Document Number						Rev
Custom	Hadley 14"						A00
Date:	Wednesday, August 14, 2013			Sheet	34	of	107

SSID = USB

0320



<Core Design>

ROSA Run Power

Power Good



Power Plane Enable

Hadley 14"


Rev
A00

Sheet 36 of 107

SSID = Reset.Suspend

Layout Note:

Place Close SO-DIMMA.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Power Reduction

Size
A3

Document Number

Hadley 14"

Rev
A00

Date: Wednesday, August 14, 2013

Sheet 37 of 107


**DSW**Rev
A00

Sheet	38	of	107
-------	----	----	-----

107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Hadley 14"

Date: Wednesday, August 14, 2013

Sheet 39 of 107


Rev

A00

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 14"

Date: **Wednesday, August 14, 2013**


Reserved

Rev
A00

Sheet 40 of 107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 14"

Rev
A00


Date: Wednesday, August 14, 2013

Sheet 41 of 107

```
SSID = PWR.Support
```

Layout Note:
PSID Layout width > 25mil

PSID Layout width > 25mil



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size
A

Document Number

Hadley 14"


Rev
AC

AC



Date: Wednesday, August 14, 2013

Sheet 42 of 107


SSID = PWR.Support



If non-removable battery ,
BATSW1 need stuff



Layout Note: Place near Battery CONN



If battery is Detachable ,
PD4301~4303 need stuff


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BATT CONN			
Size A4	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013	Sheet 43	of	107

SSID =CHARGER




SSID = PWR.Plane.Regulator_5v3p3v



Layout Note:
Place near PR4504
X02_0520
For I7 ESD issue


Design Current=2.7A
4.1A<OCP>4.86A




Close to VFB Pin (pin5)

17_3V_POK <<< A00_0627

0318



Design Current=5.17A
7.76A<OCP>9.31A




Close to VFB Pin (pin2)

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: CHIP CAP T 220U 6.3V M3528 PSL /NEC-TOKIN/ 25mOhm / 77.C2271.45L
H/S,L/S: FET MOS CSD87381P SON 5P/ 15.3m ohm@4.5Vgs/ 7 mohm@ 4.5Vgs / 84.87381.03G

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: CHIP CAP T 220U 6.3V M3528 PSL /NEC-TOKIN/ 25mOhm / 77.C2271.45L
H/S,L/S: FET MOS CSD87381P SON 5P/ 15.3m ohm@4.5Vgs/ 7 mohm@ 4.5Vgs / 84.87381.03G



<Core Design>

SSID = CPU.Regulator




<Core Design>

```
SSID = CPU.Regulator
```




Shark Bay ULT 15W CPU
IccMAX=32A
TDC=10A
OCP>41.6A
Frequency=800KHZ
LL=-2.0 mV/A



Don't need POSCAP
If space concern

```
SSID = PWR.Plane.Regulator_1p05v
```



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor:CHIP CHOKE 1.00UH ETQP3W1R0WFN / Panasonic/ 6.9mOhm / Isat =13Arms/ 68.1R01D.20H
O/P cap:CHIP CAP C 22U 6.3V M0805 X5R /78.22610.51L

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51363 1D05V

Size

Document Number

Hadley 14"

Date: Wednesday, August 14, 2013


Sheet 4

Rev

400


107


```
SSID = PWR.Plane.Regulator 1p35v0p675v
```



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)TPS51312 1D8V

Size
A3

Document Number
Hadley 14"


Date: Wednesday, August 14, 2013

Rev
A00





Sheet 50 of 107

SSID = PWR.Plane.Regulator_1p5v


TLV70215DBVR for 1D5V_S0



SSID = VIDEO







LCDVDD






CAMERA

Camera Power Remove Switch(No support D3 cold)



TPNL

Touch Panel Power Remove Switch(No support D3 cold)



<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Heilich, Taipei Hsin 221, Taiwan, R.O.C.			
Title LCD Connector			
Size Custom	Document Number	Rev A00	
Date: Wednesday, August 14, 2013		Sheet 52	of 107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 14"











Date: Wednesday, August 14, 2013

Rev

A00


Sheet 53 of 107

SSID = VIDEO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	<i>Hadley 14"</i>	A00

Date:	Wednesday, August 14, 2013	Sheet	55	of	107
-------	----------------------------	-------	----	----	-----

SSID = SATA

HDD CONN





Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14

DEW1/DEW2	Device Function→ DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Hadley 14"	Rev A00
------------	--------------------------------------	-------------------



Date: Wednesday, August 14, 2013	Sheet 57 of 107
----------------------------------	-----------------




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 59 of	107


SSID = mSATA



MSATA CONN




X02_0515




SSID = KBC

Internal Keyboard Connector




CAP LED Control


LOW actived from KBC GPIO.



1109 Add KB backlit



```
SSID = Touch.Pad
```



0314 for EMI

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number	
-----------------	--

Hadley 14"


Rev	A00
-----	------------

Date: Wednesday, August 14, 2013


Sheet 62 of 107

SSID = User.Interface


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <i>IO Board Connector</i>		
Size A4	Document Number <i>Hadley 14"</i>	Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 63 of 107


SSID = User.Interface



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 64 of	107

SSID = DEBUG PORT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A3


Document Number

Hadley 14"

Rev
A00

Date: Wednesday, August 14, 2013

Sheet 65 of 107




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 66 of	107

```
SSID = User.interface
```

Free Fall Sensor



Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Note:

- | - no via, trace, under the sensor (keep out area around 2mm)
- | - stay away from the screw hole or metal shield soldering joints
- | - design PCB pad based on our sensor LGA pad size (add 0.1mm)
- | - solder stencil opening to 90% of the PCB pad size
- | - mount the sensor near the center of mass of the NB as possible as you can

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	

Free Fall Sensor

Size	A3
------	----

Document Number

Hadley 14"

Rev

400


Date: Wednesday, August 14, 2013

Sheet

107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number <i>Hadley 14"</i>	Rev <i>A00</i>
------------	---	--------------------------

Date: Wednesday, August 14, 2013	Sheet 68 of 107
---	-------------------------------

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A

Document Number

Hadley 14"

Rev

A00

Date: Wednesday, August 14, 2013

Sheet 69 of 107

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A

Document Number

Hadley 14"

Rev

A00

Date: Wednesday, August 14, 2013

Sheet 70 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 71 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number		Rev A00
Date: Wednesday, August 14, 2013		Sheet 72 of	107

D

D

C

C

(Blanking)

B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hadley 14"</i>		<i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 73 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Hadley 14"		A00
Date:	Wednesday, August 14, 2013		Sheet 74 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Hadley 14"		A00
Date: Wednesday, August 14, 2013		Sheet 75 of	107

5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hadley 14"</i>		<i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 76 of	107

5

4

3

2

1

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hadley 14"</i>		<i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 77 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 78 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 79 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 80 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 81 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Hadley 14"		A00
Date: Wednesday, August 14, 2013		Sheet 82 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hadley 14"</i>		<i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 83 of	107

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hadley 14"</i>		<i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 84 of	107

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Hadley 14"	Rev A00
Date: Wednesday, August 14, 2013		Sheet 85 of 107


```
SSID = User.Interface
```



For EMI



For RF



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
UNUSED PARTS/EMI Capacitors			
Size A3	Document Number Hadley 14"		Rev A00
Date:	Wednesday, August 14, 2013	Sheet 86 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hadley 14"</i>		<i>A00</i>
Date:	Wednesday, August 14, 2013		Sheet 87 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date:	Wednesday, August 14, 2013		Sheet 88 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 89 of	107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Hadley 14"		Rev A00
Date:	Wednesday, August 14, 2013		Sheet 90 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date:	Wednesday, August 14, 2013		Sheet 91 of 107

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Reserved</i>			
Size A4	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 92 of	107

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Hadley 14"		Rev A00
Date: Wednesday, August 14, 2013		Sheet 93 of	107

5

4

3

2

1

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 94 of	107

(Blanking)






<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Reserved</i>			
Size	Document Number <i>Hadley 14"</i>		Rev <i>A00</i>
Date: Wednesday, August 14, 2013		Sheet 95 of	107

SSID = XDP



CPU XDP



PCH Strapping

Name	Schematics	Notes

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION

PCIE Routing

LANE1	X
LANE2	X
LANE3	Mini Card1 (WLAN)
LANE4	X
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	
3	
4	
5	


USB Table

Pair	Device
0	USB port 1,with Power Share
1	USB 2.0 HDMI
2	USB port2 (usb redriver)
3	X
4	Touch Panel
5	Card Reader
6	BLUETOOTH
7	CAMERA

SMBus ADDRESSES

I ² C / SMBus Addresses	CHIEF RIVER ORB	
	Address	Bus
Device EC SMBus 1 Battery 0 CHARGER FS8122(HDMI Switch) (Bottom Dock) USB3.0 redriver FS8710 (Bottom Dock)	0x16 0x12 0x9E 0x40	BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 Battery 1 PCH Discrete VGA Thermal FS8321 HDMI level shifter NCT7718W	0x16 0x96 & 0x94 0x9C or 0x9E 0x96 & 0x97 0x98 or 0x99	SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
EC SMBus 3 NCT5605Y-0 NCT5605Y-1	0x30 0x32	SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA
PCH SMBus SO-DIMMA SO-DIMMB Intel LAN 82579 G-Sensor MINI WWAN INTEL LAN82579		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size A3

Document Number

Rev A00

Date: Wednesday, August 14, 2013


Sheet 97 of 107

Hadley 14"

Intel-Power Up Sequence


(AC mode)

Red printings:KBC GPIO involved




(DC mode)


Red printings:KBC GPIO involved




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Item	Pg.	Date	Description	Owner
PCH	18	0318	1.change CLK_PCIE_REQ port by intel EDS	EE
	86	0318	2.HS5, HS6, HS7, HS12 add EMI spring	EMI
Charger	44	0318	3.Dummy PR4459 and stuff PR4458 for 15V_S5 schematic	POWER
Charger	44	0318	4.Dummy PR4441, PR4440, PR4442, PR4447 for DOH40 BATT not unplug	POWER
Charger	44	0318	5.Dummy PQ4412, PR4452, PR4454, PC4409 and PC4431 for DOH40 BATT not unplug	POWER
Charger	44	0318	6.Combin Charger cell pin schematic in PQ4412 and combin AC_IN# and H_PROCHOT# schematic in PQ4413	POWER
Charger	44	0318	7.Add PC4414 by power	POWER
Charger	44	0318	8.PR4436 change to 220K by power	POWER
3V/5V	45	0318	9.Dummy PC4525, PC4526, PC4532, PC4533, PC4534, PC4527, PD4502 and PD4503 for 15V_S5 schematic	POWER
memory	12,13	0318	10.update RAM1~RAM8 P/N and PCBfootprint for memory size	EE
PCH	21	0320	11.Change U2101 part number from 74.22965.093 to 74.59147.093 by meet intel SPEC; remove C2140	EE
USB	35	0320	12.Change USB charger solution and add USB SW	EE
CPU	7	0320	13.Add TP for N61,N59 by MOW update	EE
AUDIO	28	0320	14.Change tweeter speaker AMP solution for POP noise	EE
PCH	18	0322	15.Change PCIE CLK and REQ# Port mapping	EE
HDMI	54	0322	16.Stuff R5427,R5428 and change R5410 to 487ohm for HDMI fine tune	EE
AUDIO	28	0322	17.Change U2801 to TPA2011D1 for POP noise Change R2805 to 3D3v_S0 and DY Change R2808/R2806 to 165Kohm by vendor Change C2805/C2807 to 0.1u by vendor Add R2813,R2814,R2815,R2816,C2808,U2802,U2803,Q2801 for depop	EE
	52,86	0322	18.Add EC8631~EC8634 0.1u on VCC_CARE and change EC5208~EC5213 to 0402 SIZE for RF	RF
	34,52	0322	19.Stuff TR3403,TR3407,TR5202 CMC,U3401,U3402 TVS and DY R3409,R3411,R3403,R3403,R5214,R5217 for EMI	EMI

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Change History			
Size	Document Number		Rev
	Hadley 14"		A00
Date:	Wednesday, August 14, 2013	Sheet 103 of 107	

Item	Pg.	Date	Description	Owner
	54	0322	1.Change R5442,R5443,R5444,R5445 to ER5442,ER5443,ER5444,ER5445 150ohm and stuff for EMI	EMI
	54	0322	2.Remove TR5402,TR5403,TR5404,TR5405 for EMI	EMI
	27	0322	3.Change R2714,R2716,C2723,C2724 to ER2714,ER2716 33ohm ,EC2723,EC2724 22p and stuff for EMI	EMI
	29	0322	4.Stuff EC2901, EC2902, EC2903, EC2904, EC2910, EC2911 1000p for EMI	EMI
	44	0322	5.Add EC4401 1000p on +VCHGR for EMI	EMI
	43	0322	6.Stuff EC4304 1000p on BT+ for EMI	EMI
	86	0322	7.Stuff EC8609,EC8606,EC8618,EC8608 1000p on DCBATOUT for EMI	EMI
	86	0322	8.Stuff EC8610,EC8605 0.1u on DCBATOUT for EMI	EMI
	27	0322	9.Add EC2710~EC2714 0.1u AGND to GND for EMI	EMI
	52	0322	10.Stuff EC5203 10p on LCD_BRIGHTNESS for EMI	EMI
	18	0322	11.Stuff EC1803 22p on SPI_CLK for EMI	EMI
	18	0322	12.Stuff EC1801 22p and R1805 33 ohm on CLK_PCI_KBC for EMI	EMI
	4	0322	13.Reserve EC401 1000p on XDP_TRST# for EMI	EMI
	4	0322	14.Reserve EC402 1000p on H_CPUPWRGD for EMI	EMI
	7	0322	15.Reserve EC701 1000p on H_VCCST_PWRGD for EMI	EMI
	86	0322	16.Stuff EC8626,EC8627,EC8612 1000p on 5V_S5 for EMI	EMI
	86	0322	17.Stuff EC8611 0.1u on 5V_S5 for EMI	EMI
	52	0322	18.Stuff EC5202 1000p on 3D3V_CAMERA_S0 for EMI	EMI
	44,54	0326	19.change F5401,PD4402 symbol by net file check	EE
	86	0326	20.Remove EC8625, EC8623, EC8622, EC8621, EC8620, EC8619 by RF	RF
	86	0326	21.Audio codec: ER2716 change to 100 ohm; ER2714 change to 0 ohm; EC2723, EC2724 dummy EC2905, EC2906, EC2907, EC2908 change to 100pF	EMI

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Change History	
Size	Document Number	Rev	
Hadley 14"		A00	
Date: Wednesday, August 14, 2013	Sheet	104	of 107


Item	Pg.	Date	Description	Owner
	33	0326	1.Card reader: EC3302, EC3303, EC3305,EC3306, EC3307 change to 4.7pF	EMI
Charger	44	0326	2.Charger:Dummy PR4401, PR4420 and PQ4411 for DOH40 only 45W adapter Change PR4428 change to 113K by power Dummy PR4449 by power PG4407, PG4403, PG4404 and PG4405 change to ZZ.CLOSE.001 by power PU4405 chnage main source to 84.06675.030	POWER
VCORE	46,47	0326	3.Vcore:PR4609 change to 1.2K and PR4623 change to 11.8K by power PU4702 main source change to 84.03664.037 by power	POWER
0.675V	49	0326	4.0.675V:PU4902 change main source to 74.05338.079 by power Stuff PR4917 and Dummy PR4918 by power	POWER
DCIN	42	0326	5.DCIN:PU4201 chnage main source to 84.06675.030	POWER
PCH	18	0327	6.Change C1801 and C1802 to 15P by vendor	EE
HDMI	54	0327	7.HDMI:Remove R5434~R5441 0402 0 ohm and R5401~R5408 0603 0 ohm by HDMI vendor DY R5427,R5428 by EA test	EE
	86	0327	8.Delet EC8602 by EMI	EMI
CPU	18	0329	9.Change RN1803,RN1804 to R1813~R1816 10K ohm by Intel EDS	EE
CPU	19	0329	10.Change C1903 and C1904 to 15P by vendor	EE
VCORE	45	0402	11.Stuff PC4741, PC4726 and PC4739 and change PC4705 to 78.47322.2BL by power	POWER
Charger	44	0410	12.Change PL4401 to 68.2R21C.10Q by HALT test	EE
CPU	21	0509	13.Add C2148 0.47uF for VccDSW3_3 and DcpSusByp to address temporary inrush currents.	EE
HDMI	54	0509	14.Change HDMI1 to 22.10296.A61 by ME	EE
MSATA	60	0514	15.Reserved U6001 for EMI test	EMI
MSATA	60	0515	16.Change U6001 P/N to 75.01045.073 by EMI	EMI
KBC	24	0515	17.DUMMY RSTSW1	EE
AUDIO	28,29	0515	18.DUMMY Twitter function and remove EC2910, EC2911	EE
AUDIO	29	0515	19.Change SPK1 P/N to 20.F2060.004	ME

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Change History			
Size	Document Number		Rev
	Hadley 14"		X02
Date: Wednesday, August 14, 2013	Sheet	105	of 107

Item	Pg.	Date	Description	Owner
	44	0627	1.Change PD4405 to short pad	EE
	24	0627	2.Change R2404 to 64.9K	EE
	15	0628	3.HDD_FALL_INT connect to PIRQB#	EE
	20	0814	4. Add Micron into memory matrix	EE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev

Hadley 14"

A00

Date: Wednesday, August 14, 2013

Sheet 107 of 107