


- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : SVCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT


ZAS BLOCK DIAGRAM




Vinafix

Power source

<b>BQ24737RGRR</b> Battery Charger P25	<b>M5671RE1U</b> 1.8V P31
<b>TPS51225R</b> 3V/5V P26	<b>G9336ADJTP1U</b> 0.775V P31
<b>G5335QT2U</b> VDDP P27	<b>G5719CTB1U</b> 1.5V P31
<b>RT8231B</b> +1.2VSUS P28	<b>TPS61087DRCR</b> 12V(PANEL) P33
<b>RT3662AC</b> CPU CORE / VDDNB P29, P30	





A0-DIMM

A1-ON BOARD

A0-DIMM



A0-DIMM  
A1-ON BOARD

A0-DIMM


A1-ON BOARD

A0-DIMM

A1-ON BOARD









**Test mode setting (Follow AMD's suggestion)**

**+3V\_S5 NC,no install by default**



TEST2	TEST1	TEST0	Description
0	0	0	FCH TAP accessible from APU when TAPEN is asserted FCH JTAG pins are overloaded for multiple functions, in this configuration the FCH JTAG are used as non-JTAG pins
0	0	1	Reserved
0	1	X	Reserved
1	TMS	0	FCH JTAG multi-function pins are configured as JTAG pins, in this configuration the FCH TAP can be accessed from FCH JTAG pins
1	TMS	1	Use on ATE only Yuba JTAG enabled

**Quanta Computer Inc.**

**PROJECT : ZAS**

Size	Document Number	Rev
	<b>FT4 GPIO/AZ/I2C/UARTS/ACPI(4/7)</b>	<b>1A</b>
Date:	Friday, April 07, 2017	Sheet 5 of 35




Pin	Signal	Power	Frequency	Notes
C370	CLK_LPC_DEBUG	33p	50V 4	
C367	PCLK_TPM	15p	50V 4	
C378	CLK_PCI_EC	15p	50V 4	

20160205\_EMI  
20170104\_EMI modunt CLK\_LPC\_DEBUG 33p

```



                                BLINK/USB_OC7_L/AGPIO11
                                FP4 PU, FT4 DNI
                                2016/11/30 AMD :BLINK  is not implemented at design
                                follow FP4 PU OK

```















SODIMM (SDM)

Address A0



Place these Caps near So-Dimm A






**Quanta Computer Inc.**  
**PROJECT : ZAS**

Size	Document Number	Rev
	<b>DDR4 DIMM CHA0 (STD)</b>	1A
Date:	Friday, April 07, 2017	Sheet 9 of 35


[3,9] M\_A\_DQ[63:0] 

BYTE0 (0-7)


BYTE0 (0-7)  
BYTE1 (8-15)




Vendor	Vendor P/N	STN B/S P/N	Size	Board 6	Board 5	Board 4
Hynix	H5AN8G6NAFR-UHC DDRIV 2400 8Gb x16(SDP)	AKD5QGSGTW05 * 4	4GB	0	0	0
Samsung	K4A8G165WB-BCRC DDRIV 2400 8Gb x16(SDP)	AKD5QZ0T504 * 4	4GB	0	0	1
MICRON	MT40A512M16JY-083E DDRIV 2400 8Gb x16(SDP)	AKD5QGSGTL18 * 4	4GB	0	1	0
				0	1	1
				1	0	0
				1	0	1
				1	1	0
Samsung	K4A8G165WB-BCPB DDRIV 2133 8Gb x16(SDP)	AKD5FG0T506 * 4	4GB	1	1	1







## 11




## Front Camera (FCM)

[illegible]



## HDMI(HDM)





## HDMI DDC (HDM)




## HDMI-detect (HDM)




## LAN & Card reader Combo (LAN)




## Leakage circuit




## RJ45 Connector




## Transformer



## Crad Reader Connector



## EMI



## Share Pin

SP1	SD_D1	MS_D1
SP2	SD_D0	MS_D0
SP3	SD_CLK	MS_D2
SP4	SD_CMD	MS_D3
SP5	SD_D3	MS_D3
SP6	SD_D2	MS_CLK
SP7	SD_WP	MS_BS
SP8	SD_CD#	MS_TNS#
SP9		

## 14



4 ohm : 40mil for each signal

R SPK+ R611 "short 6  
R SPK- R610 "short 6  
L SPK+ R609 "short 6  
L SPK- R608 "short 6

R SPK+ -1  
R SPK- -1  
L SPK+ -1  
L SPK- -1

C464 1000pF/50V\_4  
C465 1000pF/50V\_4  
C462 1000pF/50V\_4  
C461 1000pF/50V\_4





Place these EMI components next to code

50278-00401-001

CN17

[illegible]

U2 to SATA (ODD)



GPIO7 (CLK_SEL1)	GPIO3 (CLK_SEL0)	
0	0	25MHz

GPIO6	SPI_EN#
0	Enable
1	Disable


GPIO3_48	R530	ODD@4.7K 5%_4
GPIO7_48	R571	ODD@4.7K 5%_4
GPIO6_48	R561	ODD@4.7K 5%_4
UREXT_48	R541	ODD@12.1K 1%_4

ASM1153  
TX connect connector TX  
RX connect connector RX


25MHz 2016 size  
BG625000181 TXC  
BG625000185 Murata  
BG625000182 NDK  
BG6250000D0 ROSONIC


SATA ODD (ODD)

Cable type



ODD POWER Control (reserve)








**Quanta Computer Inc.**  
PROJECT : ZAS

Size	Document Number	Rev
	<b>ASM1153/ODD</b>	1A
Date:	Friday, April 07, 2017	Sheet 15 of 35






## Co-Layout



Card pin69 = Ground (SATA card)




pin	Type	Description
1	PRESENCE	This pin is grounded on the SSD. May be used by host to determine if slot is empty or populated
10	DAS#	Device Activity Signal
21	WWAN/SSDIND_N	This pin connect to Ground
38	Device Sleep Signal	If system didn't support DEVSLP, set DEVSLP Sleep Signal pin power high and keep (from power on), device will ignore. If system support DEVSLP, set DEVSLP Sleep Signal pin power low (from power on) device, device will support DEVSLP function. Device Sleep Signal H: SSD enter sleep model. Device Sleep Signal L: SSD exit sleep model.
53	REFCLKN	no connect on SSD
55	REFCLKP	no connect on SSD
56	MFG1	Manufacturing pin. Use determined by vendor. Must be a noconnect on the host board
58	MFG2	Manufacturing pin. Use determined by vendor. Must be a noconnect on the host board
68	SUSCLK	no connect on SSD
69	IFDET	This pin connect to Ground




**Quanta Computer Inc.**  
PROJECT : ZAS


Size	Document Number	Rev
	M.2 SSD	1A
Date:	Friday, April 07, 2017	Sheet 16 of 35



## Leakage circuit



# SATA Re-driver (HDD)




EQ2 H - 14dB X - 0dB L - 7dB	DE1 H - -2dB X - -4dB L - 0dB
EQ1 H - 14dB X - 0dB L - 7dB	DE2 H - -2dB X - -4dB L - 0dB
DEW1 H - Long Duration X - NC (Long) L - Short Duration	DEW2 H - Long Duration X - NC (Long) L - Short Duration
SW1 - EN H - Enabled L - Standby Mode	

18


## 2.5" SATA HDD (HDD)

### Cable type connector





**Quanta Computer Inc.**  
PROJECT : ZAS


Size	Document Number	Rev
	<b>HDD/REDRIVER</b>	1A
Date:	Friday, April 07, 2017	Sheet 18 of 35



TPM (TPM)





## USB Type C (UTC)





## Type-C CC

Vendor suggest input cap 120u



CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

TPS25810 Port	TPS25810 Response							
	CC1	CC2	OUT	VCONN On CC1 or CC2	POLb	UFPb	AUDIOb	DEBUGb
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z




USE 5V TVS for U3  
BC104508Z00 Amazingic  
BC605S8QZ00 PANJIT  
BC38109LZ00 INPAQ


USE 4CH TVS for U2/CC  
BC09904S200 Amazingic  
BCSRV05WZ01 PANJIT  
BCST2304Z00 INPAQ

## Close to connector

## USB2.0 ESD




## Type C1\_HSIO\_ESD




## USB 3.0 Connector (UB3)

USB 3.0 (5V) 6CH  
BC106506000 Amazing (10KV)  
BCD5326DZ00 willsemi (10KV)  
BC12010LZ00 INPAQ (8KV\_can't use)  
+USBPWR1


21




## DB USB2.0 (UB2)



## TOUCH PAD(TPD)




## HOLE(OTH)







KEYBOARD (KBC)





CPU FAN CTRL(THM)



Stich cap

KB\_BL LED (KBL)





Change EC SMBus PU voltage to +3V\_GFX to +3V\_S5 due to it also connect to CPU(S1C/S1D) and GPU.

EC need read CPU temperature even in UMA mode or GPU off mode

CORE\_PWM\_PROCHOT# [4.25,29]

The schematic diagram shows the W25X10CLSNIG SPI flash memory circuit. The chip is connected to a +3V\_LDO\_EC supply. The VCC pin (8) is connected to +3V\_LDO\_EC through a 2.5mA current source. The HOLD pin (7) is connected to +3V\_LDO\_EC through a resistor R543 (10K\_1%\_4). The CS pin (1) is connected to +3V\_LDO\_EC through a resistor R555 (10K\_1%\_4). The WP pin (3) is connected to +3V\_LDO\_EC through a resistor R584 (10K\_1%\_4). The DO pin (5) is connected to a 50V\_4 supply through a 10pF capacitor C407. The chip is labeled U24 and W25X10CLSNIG.

The schematic diagram illustrates the HWP control circuit. It features a 5V supply connected to a network of resistors (R544, 10K, R494, 10K, R495, 10K) and a 100nF capacitor. The circuit includes a 74VHC14 hex inverter (U1) and a 74VHC00 NAND gate (U2). The output of the NAND gate is connected to the HWP pin of the HWP module (U3). The HWP module is also connected to a 5V supply and a 100nF capacitor. The HWP module has two outputs: HWP0 and HWP1, both connected to 5V. The HWP module is also connected to a 100nF capacitor. The HWP module is also connected to a 100nF capacitor.


SW2  
NDT016-G1A-KKKT

25 Bit

1 2 3 4


R582 \*SP@0 5%\_4

**Just for A**




ZAS no GPU, no need this Circuit








**Rds(on)=14.5m ohm**


**OCP:14A**  
 $L(\text{ripple current}) = (9-3.3) \times 3.3 / (2.2 \times 10^{-6} \times 0.355 \times 10^9) \approx 2.676 \text{ A}$   
 $I_{\text{ocp}} = 14 - (2.676 / 2) = 13.162 \text{ A}$   
 $V_{\text{th}} = (12.662 \text{ A} \times 14.5 \text{ m}\Omega) + 1 \text{ mV} = 184.599 \text{ mV}$   
 $R(\text{Ilim}) = (184.599 \text{ mV} \times 8) / 10 \mu\text{A} = 147.68 \text{ K}$




**For EC power auto recovery  
Don't change to short pad**








### +2.5VSUS Power Rail For DDR4





Vset1	874.6mV
Delta Vset1	1149mV
Vtsen	1.02V
Vtsen_NB	223mV



**FT4 APU 15W**  
**VDDCR\_CPU**  
**Countinue current:22A**  
**Peak current:29A**  
**OCp minimum:40A**  
**LL= -4mV/A**

**FT4 APU 15W**  
**VDDCR\_NB**  
**Countinue current:18A**  
**Peak current:24A**  
**OCp minimum:30A**  
**LL= -4mV/A**



**Quanta Computer Inc.**


**PROJECT : ZAS**






Size Document Number  
**VGACORE( RT3662EB2)**

Date: Friday, April 07, 2017

Sheet 30 of 35


Rev  
 1A







## Thermal Protection

Need fine tune  
for thermal protect point  
Note placement position  
TEMP=80°C




## For Type 1 & 3



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZAS</b>	
Size	Document Number
<b>VDDCR_FCH_ALW</b>	
Date:	Rev 1A
Friday, April 07, 2017	32 of 35

Panel Spec (TFT-LCD 14")  
VLED : 6V~21V (Typ:12.5V)  
Power Consumption : 3W (MAX)

+12V\_Panel  
12.5 Volt +/- 5%  
PEAK : 0.35A  
Width : 20mil



#### BL Discharge Circuit

