
Power ON



T0: +RTCVCC stable to RTCRST# high > 9ms

T1: VR ramp up time from 10% to 90% voltage level < 2ms

T2 :Rail to subsequent rail turn on delay < 2ms

T3 :+VALWAS stable to EC_RSMRST# high > 10ms

T4 :+VS rails stable to PMC_CORE_PWROK > TBD

NOTE:

1. T1 and T2 are recommended time for all the VR rails unless specified otherwise. The VR ramp up time T2 and subsequent rail delay T3 are put in place to avoid inrush current which may be caused by multiple loads turning on simultaneously or fast charging of VR output decoupling.

Platform devices other than SOC sequencing are not explicitly shown as they are not limited by the SOC sequencing requirement.

Title - Power Sequence ation	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2013/04/12	Deciphered Date	2014/04/12	Title	D	a	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIET ARY PROPRIETY OF COURAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAND TRIDE SECRET PROPAGATION. THIS SHEET THAN THE TRANSFERS PROMITHE SUSTEDY OF THE COMPETIBIT DIVISION OF RED WAY THE TRANSFERS OF THE COMPETIBIT DIVISION OF RED WAY ARE LISTS BOYOR DISCLOSED, TO ANY THIRD PARTY WITHOUT PRIZE WRITTEN CROSSENT OF COMPALE IS ESTEROICS. ON					Document Number	Sequence	Rev B