
Without BACO option: Power-Up/Down Sequence PE_GPIO0 : Low -> Reset dGPU ; High -> Normal operation PE_GPIO1 : Low -> dGPU Power OFF : High -> dGPU Power ON 1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. **BACO option:** 2. VDDR3 should ramp-up before or simultaneously with VDDC. PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High) 3. For LVDS, DPx VDD10 should ramp-up before DPx VDD18 and the PCle Reference clock should begin before DPx VDD18. For power-down, DPx VDD18 should ramp-down before DPx VDD10. dGPU Power Pins Voltage PX 3.0 BACO Mode Max current 4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and PCIE PVDD. PCIE VDDR. TSVDD. VDDR4. VDD CT. OFF 1.8V ON 1679mA DPE PVDD, DP[F:E] VDD18, DP[D:A]_PVDD, VDD CT have ramped up. DP[D:A] VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, 5.VDDC and VDD CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD CT starts to DPLL PVDD, MPV18, and SPV18 ramp-up (or vice versa).) DP[F:E] VDD10, DP[D:A] VDD10, DPLL VDDC, and 1.0V OFF ON 575mA PCIE VDDC 1.0V OFF ON 2A Note: Do not drive any IOs before VDDR3 is ramped up. VDDR3(3.3VGS) VDDR3, and A2VDD 3.3V OFF ON 190mA ON Same as PCIE_VDDC BIF VDDC (current consumption = 55mA@1.0V, in Same as OFF 70mA PCIE VDDC(1.0V) BACO mode) VDDR1 OFF 1.5V OFF 2.8A **VDDR1(1.5VGS)** VDDC/VDDCI 1.12V OFF OFF 12.9A VDDC/VDDCI(1.12V) **VDD CT(1.8V) BACO Switch iGPU** dGPU **PERSTb** BIF_VDDC PE GPI01 REFCLK +3.3VGS **Straps Reset** +1.5V +1.5VGS **Straps Valid** +1.0V +1.0VGS **Global ASIC Reset** +B +VGA CORE +1.8VGS Regulator +1.8V 5 T4+16clock PWRGOOD Compal Secret Data Compal Electronics, Inc. Security Classification 2010/07/12 2012/07/11 Title Issued Date Deciphered Date dGPU Block Diagram THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Size B 0.2 LA-6751P Sheet



	Security Classification	Compal Secret Data				Compal Electronics, Inc.					
	Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	n n					
Ī	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS. INC. AND CONTAINS CONFIDENTIAL					Power sequence					
	THIS STIELD PERMINDERHALD DAMPHOR IS THE FROM THOUSEN TO COMPARE LELECTIONING, AND CONTAINS CONTRIBED THE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D				Size	Document Number					Rev
		THORIZED BY COMPAL ELECTRONICS, INC. I	Custom	LA-6751P					0.2		
	MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<u> </u>						
				·	Date:	Friday, November 26, 2010	Sheet	55	of	59	