

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

SCHEM, MLB, VENUS, X425G

EVT 01/12/2015

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	CLEAN_X305	05/30/2014
3	BOM Configuration	J15_MLB	10/31/2012
4	PD Parts	CLEAN_X305G	08/08/2014
5	CPU DMI/PEG/FDI/RSVD	CLEAN_X305_PEG	02/18/2014
6	CPU Clock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	CPU Power	CLEAN_X425	10/31/2014
9	CPU Ground	J15_REFERENCE	12/18/2012
10	CPU Decoupling	CLEAN_X305G	08/11/2014
11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	PCH GPIO/MISC/NCTF	CLEAN_X425	10/31/2014
15	PCH Power	J15_REFERENCE	12/18/2012
16	PCH Grounds	J15_REFERENCE	12/18/2012
17	PCH DECOUPLING	CLEAN_X425	10/30/2014
18	CPU & PCH XDP	J15_MLB	10/31/2012
19	Chipset Support	CLEAN_X425	10/31/2014
20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	CPU Memory S3 Support	CLEAN_MAXWELL	07/02/2014
22	DDR3 VREF MARGINING	CLEAN_X425	08/11/2014
23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	DDR3 Termination	CLEAN_X425	10/30/2014
28	Thunderbolt Host (1 of 2)	T29_RR	01/14/2013
29	Thunderbolt Host (2 of 2)	CLEAN_X425	10/30/2014
30	Thunderbolt Mobile Support	CLEAN_X305	06/24/2014
31	Thunderbolt Connector A	CLEAN_X425	10/30/2014
32	Thunderbolt Connector B	CLEAN_X425	10/30/2014
33	X87 CONNECTOR	CLEAN_X425	10/30/2014
34	SSD Connector	CLEAN_X425	08/15/2014
35	Camera 1 of 2	CLEAN_X425	10/30/2014
36	Camera 2 of 2	CLEAN_X425	10/30/2014
37	USB 3.0 CONNECTORS	CLEAN_X425	10/30/2014
38	KEYBOARD/TRACKPAD (1 OF 2)	CLEAN_X425G	09/10/2014
39	KEYBOARD/TRACKPAD (2 OF 2)	CLEAN_MAXWELL	07/02/2014
40	SMC	CLEAN_X305	01/15/2014
41	SMC Shared Support	CLEAN_X305	06/24/2014
42	SMC Project Support	CLEAN_X305G	08/11/2014
43	SMBus Connections	CLEAN_X305G	08/11/2014
44	High Side Voltage and Current Sensing	CLEAN_X305_PEG	02/18/2014
45	Load Side Voltage and Current Sensing	CLEAN_X425G	09/10/2014
46	Debug Sensors	CLEAN_X305	01/14/2014
47	GPU V/I Sensors	J45G_AMD	07/01/2014
48	Thermal Sensors	CHANG_J45	11/26/2012


Page	Contents	Sync	Date
50	SPI Debug Connector	CLEAN_X425	08/15/2014
51	AUDIO:CODEC, ANALOG	JOE_J45	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_J45	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_J45	07/30/2013
54	AUDIO: JACK	CLEAN_X305	06/24/2014
55	AUDIO: JACK TRANSLATORS	CLEAN_X305	06/24/2014
56	DC-In & Battery Connectors	CLEAN_X425	11/04/2014
57	PBus Supply & Battery Charger	CLEAN_X305	01/15/2014
58	CPU VR12.5 VCC Regulator IC	CLEAN_X425	01/09/2015
59	CPU VR12.5 VCC Power Stage	CLEAN_X425	01/09/2015
60	1.35V DDR3L SUPPLY	CLEAN_X305	01/15/2014
61	5V / 3.3V Power Supply	CLEAN_X425	11/04/2014
62	1V05V POWER SUPPLY	CLEAN_X305_PEG	02/18/2014
63	LCD/KBD Backlight Driver	CLEAN_X425	10/30/2014
64	Misc Power Supplies	CLEAN_X305	01/15/2014
65	X249 POWER SUPPLY	CLEAN_MAXWELL	07/02/2014
66	Power FETs	J45_IG	07/01/2014
67	Power Control 1/ENABLE	J45_IG	07/01/2014
68	Power Sequencing EG/PGOOD	MARY_X425G	09/11/2014
69	eDP Display Connector	MARY_X425G	12/11/2014
70	Venus PCI-E	MARY_X425G	08/22/2014
71	Venus CORE/FB POWER	MARY_X425G	09/22/2014
72	Venus FRAME BUFFER I/F	J45G_AMD	06/30/2014
73	0V95 GPU / 1V35 FB Power Supply	ADITTA_X425G	09/16/2014
74	GDDR5 Frame Buffer A	MARY_X425G	09/22/2014
75	GDDR5 Frame Buffer B	MARY_X425G	09/22/2014
76	Venus HDMI/DP/GPIO	MARY_X425G	09/22/2014
77	Venus GPIOs & STRAPS	MARY_X425G	11/07/2014
78	Venus DP PWR/GNDs	MARY_X425G	09/22/2014
79	GFX IMVP VCore Regulator	ADITTA_X425G	09/15/2014
80	VREG GPU VDDCI	ADITTA_X425G	09/16/2014
81	RIO Connectors	CLEAN_MAXWELL	07/01/2014
82	eDP Mux	MARY_X425G	09/22/2014
83	eDP Muxed Graphics Support	MARY_X425G	10/15/2014
84	Power Aliases	CLEAN_X305	05/30/2014
85	Signal Aliases	J15_MLB	10/31/2012
86	Functional Test Points	J15_MLB	10/31/2012
87	NC & No Test	J15_MLB	10/31/2012
88	PCB Rule Definitions	SIDLE_J45	12/10/2012
89	CPU Constraints	CLEAN_X305_PEG	02/18/2014
90	PCH Constraints 1	SIDLE_J45	12/10/2012
91	PCH Constraints 2	CLEAN_X305_PEG	02/18/2014
92	Memory Constraints	SIDLE_J45	12/10/2012
93	Thunderbolt Constraints	SIDLE_J45	12/10/2012
94	Camera Constraints	SIDLE_J45	12/10/2012
95	SMC Constraints	SIDLE_J45	12/10/2012
96	Project Specific Constraints	SIDLE_J45	12/10/2012
97	GPU (AMD VENUS) Constraints	J45G_AMD	07/01/2014


marutiitexperts.com

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00383	1	SCHEM,MLB,VENUS,X425G	SCH	CRITICAL	
820-00163	1	PCBF,MLB,VENUS,X425G	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST_MODIFIED=Mon Jan 12 16:34:40 2015

DRAWING TITLE		<u><PART_DESCRIPTION></u>	
	Apple Inc.		DRAWING NUMBER <u><SCH_NUM></u>
			SIZE <u>D</u>
			REVISION <u><E4LABEL></u>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			
		BRANCH <u><BRANCH></u>	PAGE <u>1 OF 119</u>
		SHEET <u>1 OF 97</u>	



BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00042	COMMON PARTS,MLB,VENUS,X425G	X425_COMMON
985-00050	DEV BOM,MLB,VENUS,X425G	X425_DEVEL:ENG
639-00682	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_HYNIX
639-00703	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_MICRON
639-00739	PCBA,MLB,VENUS,CTO,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:HYNIX_1600,FB_4G_MICRON
639-00740	PCBA,MLB,VENUS,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX
639-00798	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_HYNIX
639-00799	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_MICRON
639-00800	PCBA,MLB,VENUS,BEST,16GHYN,VR-4GMIC,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:HYNIX_1600,FB_4G_MICRON
639-00801	PCBA,MLB,VENUS,BEST,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,CPU_CRW:BEST,RAM:MICRON_1600,FB_4G_HYNIX
639-00803	PCBA,MLB,VENUS,NOCPU,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,GFX_BOM,RAM:MICRON_1600,FB_4G_HYNIX
639-00974	PCBA,MLB,NOGPU,CTO,16GMIC,VR-4GHYN,X425G	BASE_BOM,DEVEL_BOM,CPU_CRW:CTO,RAM:MICRON_1600,FB_4G_HYNIX

X425 BOM Groups

BOM GROUP	BOM OPTIONS
X425_COMMON	ALTERNATE,COMMON,X425_COMMON1,X425_COMMON2,X425_PROGPARTS,ACAPS:A2
X425_COMMON1	CPUMEM:S0,TBTHV:P15V,SKIP_5V3V3:AUDIBLE,CPUPEG:X8X4X4,S2_PWR:S0,SMC_SUSACK:YES
X425_COMMON2	EDP:YES,XDP,SSD_PWR_EN:GPIO,CAM_WAKE:NO,SAMCONN,APCLKRQ:ISOL,CRW_SPRT,WLAN_SW:SIL
X425_PVT	BKLT:PROD,SENSOR_NONPROD:N
X425_PROGPARTS	SMC_PROG:BASE,BOOTROM_PROG:EVT,TBTROM:PROG,DPMUXMCU:PROG
X425_DEVEL:ENG	ALTERNATE,XDP_DEBUG,S0PGOOD_ISL,SENSOR_NONPROD:Y,SENSOR_NONPROD_R,BKLT:ENG,DBGLED,DPMUX_DEBUG,GPU_ROM:YES,SENSOR_GPU_NONPROD:Y
X425_DEVEL:DVT	ALTERNATE,XDP_DEBUG,BKLT:PROD,SENSOR_NONPROD:N,DBGLED
X425_DEVEL:PVT	XDP_DEBUG
GFX_BOM	VENUS:XTA
XDP_DEBUG	XDP_CONN,XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00058	1	CRW,SR1ZX,FRQ,CO,2.5,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:BEST
337S00059	1	CRW,SR1ZY,FRQ,CO,2.8,47W,4+3E,1.2,6M,BGA	U0500	CRITICAL	CPU_CRW:CTO
337S4542	1	IC,Q9WV,LPT-M,HM87,C2,SR199,FRQ,PCBGA	U1100	CRITICAL	
338S1247	1	IC,TBT,FR-4C,A0,FRQ,CIO,SR1JC,PCBGA288	U2800	CRITICAL	
338S1264	1	IC,BCK15700A2,S2 PCIE CHRA,8X8,208PCHGA	U3900	CRITICAL	
333S0700	1	IC,SDRAM,4GBIT,DOR3L-1600,GBMGA,96B FBGA	U4800	CRITICAL	
333S00032	32	IC,SDRAM,DOR3L-1600,4GBIT,78B FBGA		CRITICAL	HYNIX_1600
333S0660	32	IC,SDRAM,4GBIT,DOR3L-1600,V80A,78P,FBGA		CRITICAL	MICRON_1600
337S00116	1	IC,GPU,VENUS XTAA1.QS,29X29MM,PCBGA170	U8400	CRITICAL	VENUS:XTA
333S00027	4	IC,QDDR5,4GBIT,6GBPS,1.5V,256M,SDA170	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_HYNIX
333S0766	4	IC,QDDR5,4GBIT,6GBPS,1.5V,256M,SDA170	U8800,U8850,U8900,U8950	CRITICAL	FB_4G_MICRON

DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM:HYNIX_1600	HYNIX_1600,RAMCFG3:H,RAMCFG2:H,RAMCFG1:L,RAMCFG0:L
RAM:MICRON_1600	MICRON_1600,RAMCFG3:H,RAMCFG2:H,RAMCFG1:H,RAMCFG0:L


COMMON/DEVEL BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-00042	1	COMMON PARTS,MLB,VENUS,X425G	BASE	CRITICAL	BASE_BOM
985-00050	1	DEV,MLB,VENUS,X425G	DEVEL	CRITICAL	DEVEL_BOM

SYNC MASTER=CLEAN_X305

SYNC DATE=05/30/2014

BOM Configuration

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
2 OF 119

SHEET
2 OF 97

marutiitexperts.com

Programmables - All builds

335S0915	1	IC,SERIAL SPI FLASH ROM,4MBIT,50MHZ,USON	U2890	CRITICAL	TBTROM:BLANK
341S00166	1	T29,FALCON RIDGE(V27.1)PROTO0,X425G	U2890	CRITICAL	TBTROM:PROG
335S0724	1	1MBIT SERIAL FLASH 2K3X0.6MM UFDFFN8 PKG	U9101	CRITICAL	GPUROM:BLANK
341S3565	1	IC,EDP MUX-95C,(RENESAS) V3.2.8,DVB,D2	U9600	CRITICAL	DEMUXMCU:PROG
337S4313	1	IC,MCU,H8S/2113,9X9MM,TLP-145V	U9600	CRITICAL	DEMUXMCU:BLANK

SMC

338S1214	1	IC,SMC-B1,40MHZ/50DMIPS,SCPL FW,157BGA	U5000	CRITICAL	SMC_PROG:BLANK
341S00157	1	IC,SMC-B1,EXT (V2.25A9) PROTO 0,X425G	U5000	CRITICAL	SMC_PROG:BASE

EFI ROM

335S00007	1	IC,SERIAL FLASH,64MB,3V,WSOIN,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:WIN
335S00006	1	IC,SERIAL FLASH,64MB,3V,WSOIN,6X5MM	U6100	CRITICAL	BOOTROM_BLANK:MAC
341S00239	1	IC,EFI ROM (V0145) EVT,X425	U6100	CRITICAL	BOOTROM_PROG:EVT

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Spacm Alt to NDK
197S0478	197S0479		ALL	NDK Alt to Spacm
371S0713	371S0558		ALL	DDS alt to ST
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S00008		ALL	Panasonic alt to TDK
376S00074	376S0855		ALL	Toshiba alt to Diodes
376S1129	376S0855		ALL	NXP alt to Diodes
376S1089	376S1128		ALL	NXP alt to Diodes
128S0371	128S0376		ALL	Kemet alt to Sanyo
138S0803	138S0639		ALL	Samsung alt to Murata
138S0843	138S0674		ALL	Samsung alt to Murata
138S0846	138S0811		ALL	Samsung alt to Murata
127S0164	127S0162		ALL	Rohm alt to Vishay
138S0732	138S0715		ALL	Rohm alt to Vishay
128S0364	128S0264		ALL	Kemet alt to Sanyo
333S0704	333S0700		ALL	ELPIDA to HYNIX U4000
311S0649	311S0541		ALL	ON alt to Toshiba
376S00014	376S0761		ALL	Toshiba alt to Vishay
740S00003	740S0135		ALL	ARM alt to Tyco
740S00004	740S0134		ALL	ARM alt to Littelfuse
107S00029	107S00030		ALL	TFT alt to Cyntec
128S0398	128S0220		ALL	Kemet alt to Sanyo
128S0386	128S0284		ALL	Kemet alt to Sanyo
311S00008	311S0271		ALL	Diodes alt to NXP
128S0393	128S0334		ALL	Kemet alt to Sanyo
311S00007	311S0426		ALL	Diodes alt to NXP
371S00017	371S0749		ALL	Diodes alt to Onsemi
107S00033	107S00034		ALL	TFT alt to Cyntec
107S0240	107S0255		ALL	TFT alt to Cyntec
107S0248	107S0250		ALL	TFT alt to Cyntec
107S00031	107S00032		ALL	TFT alt to Cyntec
107S0249	107S0251		ALL	TFT alt to Cyntec
107S00037	107S00038		ALL	TFT alt to Cyntec
107S00015	107S00011		ALL	TFT alt to Cyntec
128S00008	128S0380		ALL	NEC alt to Sanyo
311S00060	311S0273		ALL	Diodes alt to NXP
353S00133	353S2741		ALL	ON Semi alt to TI
353S00394	353S2162		ALL	ON Semi alt to TI
376S00086	376S0761		ALL	Diodes alt to Vishay
112S00001	112S0254		ALL	Yageo alt to Cyntec
353S00095	353S3328		ALL	Pericom alt to TI
128S0397	128S0325		ALL	Kemet alt to Sanyo
311S00004	311S0370		ALL	ON Semi alt to NXP

SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

NOTICE OF PROPRIETARY PROPERTY:

3 OF 119

3 OF 97

Apple Inc.

Apple

Inc.

DRAWING NUMBER

SIZE

REVISION


BRANCH

<SCH_NUM>

D


<E4LABEL>


<BRANCH>




PD parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
946-3819	1	D2 MLB DYMAX ADHESIVE DES-CURR 29993-0C	EDGE_BOND	CRITICAL	

SYNC MASTER=CLEAN X305G		SYNC DATE=08/08/2014			
PAGE TITLE					
PD Parts					
 Apple Inc.	DRAWING NUMBER		SIZE		
	<SCH_NUM>		D		
	REVISION		<E4LABEL>		
	BRANCH		<BRANCH>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE		
			4 OF 119		
			SHEET		
			4 OF 97		









SYNC MASTER=CLEAN X425

SYNC DATE=10/31/2014

CPU Power

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

8 OF 119

SHEET

8 OF 97




CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge), 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 9x 210uF 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




FOR DESENSE IMPROVEMENT
LOCATION DEPENDS ON DESENSE TEAM

CPU VDDQ Decoupling

```
Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 3x 270uF, 8x 10uF 0603, 10x 1uF 0402
```


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0500




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):



C1098, C1099 and C108A use B size caps due to EG board placement constraints.


CPU VCCIO Decoupling


Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)



CPU VCCST Decoupling

BDW_SPRT	Intel recommendation:	1x 0.1uF 0402, 1x 4.7uF 0805
R1080	Apple Implementation:	1x 0.1uF 0201, 1x 4.7uF 0402







NOTE: SSC control is ganged on PCIe 0-3 and 4-7 clocks. PEG-attached (CPU) PCIe devices must use one set, while PCH-attached PCIe devices use the other set. If 2 or less devices are attached to PEG the CLKOUT_PEG outputs can be used for those devices.

NOTE: ENET pair only used if SD Card Reader is USB3.


Connect to ENET_MEDIA_SENSE via alias if HDA = 3.3V.
Connect to ENET_MEDIA_SENSE via 12K R if HDA = 1.5V.
If HDA = S0, must also ensure that signal cannot be high in S3.


SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH RTC/HDA/JTAG/SATA/CLK			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		11 OF 119	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		11 OF 97	












SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH Power			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	<BRANCH>
		PAGE	15 OF 119
		SHEET	15 OF 97





SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH Grounds		DRAWING NUMBER	SIZE
 Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	16 OF 119
		SHEET	16 OF 97




Current data from LPT EDS (doc #486708, Rev 1.0).

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		


SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	17 OF 119
		SHEET	17 OF 97




PCH Reset Button




PCH PWROK Generation



VCCST (1.05V S0) PWRGD



PCH 33MHz Clocks




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.


NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

GreenClk 25MHz Power
SB XTAL Power
Camera XTAL Power
TBT XTAL Power




PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.




SYNC MASTER=CLEAN X425		SYNC DATE=10/31/2014	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	19 OF 119
		SHEET	19 OF 97

RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




GS3 Connector Support


DEVSLP not supported on LPT-H




Camera power-up sequencing Support



LCD HPD Inverter




HDMI HPD pull-down




Falcon Ridge Support

RR output is open-drain, no isolation necessary



Falcon Ridge JTAG Isolation


TBTLIC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V




PCH 33MHz Clock for DPMUX




AP PCIe D2R test points




Platform Reset Connections




RAM Configuration Straps



GPIO Glitch Prevention



Camera PCIe D2R test points




PAGE TITLE		PAGE NUMBER	
Project Chipset Support		1	
Apple Inc.		1	
NOTICE OF PROPRIETARY PROPERTY:		1	
THE INFORMATION CONTAINED HEREIN IS THE		1	
PROPRIETARY PROPERTY OF APPLE INC.		1	
THE POSSESSOR AGREES TO THE FOLLOWING:		1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1	
II NOT TO REPRODUCE OR COPY IT		1	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1	
IV ALL RIGHTS RESERVED		1	


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp


Ensures CKE signals are held low in S3




Step	SOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=CLEAN MAXWELL		SYNC DATE=07/02/2014	
PAGE TITLE			
CPU Memory S3 Support			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	21 OF 119
		SHEET	21 OF 97




NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) 7.70mV per step


CPU-Based Margining


Vref Dividers

Always used, regardless of margining option.




NOTE: CPU has single output for VREFCA.
Connected to 4 DRAMs.


SYNC MASTER=CLEAN X425		SYNC DATE=08/11/2014	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	22 OF 119
		SHEET	22 OF 97




SYNC MASTER=J15 MLB
PAGE TITLE
DDR3 SDRAM Bank A (1 OF 2)
DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
23 OF 119
SHEET
23 OF 97
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




PAGE TITLE		PAGE NUMBER	
DDR3 SDRAM Bank A (2 OF 2)		24 OF 119	
Apple Inc.		24 OF 97	
NOTICE OF PROPRIETARY PROPERTY:		24 OF 119	
THE INFORMATION CONTAINED HEREIN IS THE		24 OF 119	
PROPERTY OF APPLE INC. THE		24 OF 119	
POSSESSOR AGREES TO THE FOLLOWING:		24 OF 119	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		24 OF 119	
II NOT TO REPRODUCE OR COPY IT		24 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		24 OF 119	
IV ALL RIGHTS RESERVED		24 OF 119	




SYNC MASTER=J15 MLB
PAGE TITLE
DDR3 SDRAM Bank B (1 OF 2)
Apple Inc.
DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
25 OF 119
SHEET
25 OF 97
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




PAGE TITLE		PAGE NUMBER	
DDR3 SDRAM Bank B (2 OF 2)		26 OF 119	
Apple Inc.		26 OF 119	
NOTICE OF PROPRIETARY PROPERTY:		26 OF 119	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		26 OF 119	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		26 OF 119	
II NOT TO REPRODUCE OR COPY IT		26 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 119	
IV ALL RIGHTS RESERVED		26 OF 119	







EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=CLEAN X425		SYNC DATE=10/30/2014	
PAGE TITLE		Thunderbolt Host (2 of 2)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 119
		SHEET	29 OF 97

Power aliases required by this page:

- =PPVIN_SW_TBTBST	(8-13V Boost Input)
- =PP15V_TBT_REG	(15V Boost Output)

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

CRITICAL

SI8409DB: Vds(max): -30V Vgs(max): +/-12V Vgs(th): -1.4V Rds(on): 46mOhm @ 4.5V Vgs Id(max): 3.7A @ 70C

Q3080 SI8409DB HGA

PPBUS G3H

8-13V Input Changes required for 2S.

R3080 470K 10% 1/16W MF-LF 402 2

C3080 0.1UF 5% 25V X5R-CERM 0603-1

TBTBST PWREN DIV L

R3081 330K 5% 1/16W MF-LF 402 2

TBTBST PWREN L

Q3005 DMN5L06VK-7 SOT563

VER 3

TBT A HV EN

Q3005 DMN5L06VK-7 SOT563

VER 3

TBT B HV EN

R3091 200K 1% 1/16W MF-LF 402 2

<R1>

TBTBST EN UVLO

TBTBST INTVCC

TBTBST VC

TBTBST RT

TBTBST SS

TBTBST VC RC

R3092 73.2K 1% 1/16W MF-LF 402 2

<R2>

C3085 2.2UF 20% 10V CER-X6S 0402

C3086 2.2UF 20% 10V CER-X6S 0402

C3087 68PF 5% 50V CER-X6S 0402

R3093 49.9K 1% 1/16W MF-LF 402 2

C3092 2.2UF 20% 10V CER-X6S 0402

C3093 0.0033UF 10% 50V X7R-CERM 0402

R3094 26.7K 1% 1/16W MF-LF 402 2

C3094 0.33UF 10% 6.3V X6S-CERM 0402

GND TBTBST SGND

MIN LINE WIDTH=0.5 mm MIN NECK WIDTH=0.25 mm VOLTAGE=0V

CRITICAL

L3095 3.3UH-6.5A PIMB063T-SM

TBTBST BOOST

MIN LINE WIDTH=0.5 mm MIN NECK WIDTH=0.25 mm SWITCH NODE=TRUE DTD=TRUE

TBTBST SNS1

R3089 10K 5% 1/20W MF-LF 0201 2

TBTBST SNS2

R3097 10K 5% 1/16W MF-LF 402 2

TBTBST VSNS

C3088 10PF 5% 50V CER-X6S 0402

TBTBST FBX

NO STUFF

C3089 100PF 5% 50V CER-X6S 0402

R3095 137K 1% 1/16W MF-LF 402 2

<Ra>

R3096 15.8K 1% 1/16W MF-LF 402 2

<Rb>

C3095 33UF-0.060OHM 20% 25V POLY-TANT CASE=D3L

PP15V TBT

Vout = 15.47V Max Current = 2A? Freq = 480KHz

C3096 10UF 20% 25V X5R-CERM 0603

NO STUFF

C3097 10UF 10% 25V X7R-CERM 1206

C3099 0.001UF 10% 50V X7R-CERM 0402

C3098 10UF 20% 25V X5R-CERM 0603

PLACE_SIDE=TOP

NOTE: Change R3097 to XW3095 at PVT

NOTE: MIRROR C3096 and C3098

SGND shorted to GND inside package, no XW necessary.

Vout = 1.6V * (1 + Ra / Rb)

PLACE_SIDE=TOP

Q3088 DMN5L06VK-7 SOT563

VER 3

Max Vgs: 10V

TBTBST SHDN DIV

R3087 330K 5% 1/16W MF-LF 402 2

Q3088 DMN5L06VK-7 SOT563

VER 3

SMC DELAYED PWRGD

19 29 40 41

Q3000
 DMN32D2LFB4
 DPM1005H4-3
 SYM_VER_3


PP3V3 S4 TBT 28 29 45 84

Pull-up on RR page

PM BATLOW L 42 40 10 TBT

TBT BATLOW L 28

MAKE BASE=TRUE

SYNCH MASTER-CLEAN X305		SYNCH DATE=06/24/2014	
PAGE TITLE		PAGE NUMBER	
Thunderbolt Mobile Support			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 30 OF 119	
		SHEET 30 OF 97	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)




C

B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



D

C

B


A


D


C


B

A




SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SSD Connector			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 119
		SHEET	34 OF 97





CAMERA SENSOR



remove DRAM SPD Straps

DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

DIE REV	CFG 2
A	0
B	1

SYNC_MASTER=CLEAN_X425

SYNC_DATE=10/30/2014

Camera 2 of 2

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


40 OF 119


SHEET

36 OF 97








SYNC MASTER-CLEAN MAXWELL		SYNC DATE=07/02/2013	
PAGE TITLE		DRAWING NUMBER	
KEYBOARD/TRACKPAD (2 OF 2)		<SCH_NUM>	
 Apple Inc.		SIZE	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<E4LABEL> <BRANCH> PAGE 49 OF 119 SHEET 39 OF 97	





SMC12 Peci Support


42 40 28 20	SMC PME S4 DARK L	R5169	100K	1	2	5%	1/20W	MP	201
86 41 40 38	SMC ONOFF L	R5170	10K	1	2	5%	1/20W	MP	201
40	G3 POWERON L	R5172	10K	1	2	5%	1/20W	MP	201
86 42 40 38	SMC LID	R5171	100K	1	2	5%	1/20W	MP	201
40	SMC TX L	R5173	10K	1	2	5%	1/20W	MP	201
40	SMC RX L	R5174	100K	1	2	5%	1/20W	MP	201
90 40 37	SMC DEBUGPRT TX L	R5175	20K	1	2	5%	1/20W	MP	201
90 40 37	SMC DEBUGPRT RX L	R5176	20K	1	2	5%	1/20W	MP	201
86 50 40	SMC TMS	R5177	10K	1	2	5%	1/20W	MP	201
40	SMC TDO	R5178	10K	1	2	5%	1/20W	MP	201
40	SMC TDI	R5179	10K	1	2	5%	1/20W	MP	201
86 50 40	SMC TCK	R5180	10K	1	2	5%	1/20W	MP	201
40	SMC BIL BUTTON L	R5181	10K	1	2	5%	1/20W	MP	201
57 56 42 40	SMC BC ACOK	R5187	470K	1	2	5%	1/20W	MP	201
40	SMC S5 PWRGD VIN	R5192	100K	1	2	5%	1/20W	MP	201
40	SMC INT L	R5193	10K	1	2	5%	1/20W	MP	201
41 40	CPU THRMTRIP 3V3	R5194	100K	1	2	5%	1/20W	MP	201
40 19	SPI DESCRIPTOR OVERRIDE L	R5195	10K	1	2	5%	1/20W	MP	201

41 40	SMC THRMTRIP	R5186	10K	1	2	5%	1/20W	MP	201
40 30 29 19	SMC DELAYED PWRGD	R5191	100K	1	2	5%	1/20W	MP	201
67 61 40	SMC PM G2 EN	R5198	100K	1	2	5%	1/20W	MP	201
40 12	SMC ADAPTER EN	R5185	10K	1	2	5%	1/20W	MP	201
67 40	SMC S4 WAKESRC EN	R5190	100K	1	2	5%	1/20W	MP	201
86 40 33	WIFI EVENT L	R5189	10K	1	2	5%	1/20W	MP	201

SYNC MASTER=CLEAN X305

SYNC DATE=06/24/2014

SMC Shared Support

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

51 OF 119


SHEET

41 OF 97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
600-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	

SMC Project Support

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE


52 OF 119


SHEET


42 OF 97

marutiitexperts.com







SYNC MASTER=CLEAN X305 PEG		SYNC DATE=02/18/2014	
PAGE TITLE			
High Side Voltage and Current Sensing			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
	BRANCH	<BRANCH>	
	PAGE	54 OF 119	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		SHEET	44 OF 97





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00107	3	IC, OPAMP, NCS33Q3, SC70-5	U5500, U5540, U5590	CRITICAL	


SYNC MASTER=CLEAN X425G		SYNC DATE=09/10/2014	
PAGE TITLE			
Load Side Voltage and Current Sensing			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	55 OF 119
		SHEET	45 OF 97











SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE		58 OF 119
SHEET		48 OF 97	







SYNC MASTER=CLEAN X425		SYNC DATE=08/15/2014	
PAGE TITLE			
SPI Debug Connector		DRAWING NUMBER	SIZE
 Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	<BRANCH>
		PAGE	61 OF 119
		SHEET	50 OF 97





SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO:CODEC, ANALOG	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISED FOR	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	62 OF 119
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	51 OF 97
IV ALL RIGHTS RESERVED			




4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	64 OF 119
		SHEET	53 OF 97





MagSafe DC Power Jack

1-Wire OverVoltage Protection

The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

Input impedance of 22.1K meets sparkiterture requirements for D2 design only

When input voltage is 2V the FET will be off blocking the leakage path and 22.1K can be properly detected.

When input voltage is at 16V+, FET will conduct and power charger and 3.42V reg

3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator


Vout = 3.425V
300MA MAX OUTPUT
(Switcher limit)


NOTE: R7097 can be replaced by SHORT at PVT


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

PAGE TITLE		PAGE NUMBER	
DC-In & Battery Connectors		70 OF 119	
Apple Inc.		56 OF 97	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	








SYNC MASTER=CLEAN X425		SYNC DATE=01/09/2015	
PAGE TITLE			
CPU VR12.5 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	72 OF 119
		SHEET	58 OF 97




DDR3L (1V35 S3) REGULATOR




SYNC MASTER=CLEAN X305		SYNC DATE=01/15/2014	
PAGE TITLE			
1.35V DDR3L SUPPLY			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		<BRANCH>
	PAGE		74 OF 119
	SHEET		60 OF 97




1V05 S0 REGULATOR





OCF = R7641 x 8.5uA / R7640
OCF = 14.4A

SYNC MASTER=CLEAN X305 PRG		SYNC DATE=02/18/2014	
PAGE TITLE			
1V05V POWER SUPPLY			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
	BRANCH	<BRANCH>	
	PAGE	76 OF 119	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET
			62 OF 97

PCB layout for the Power Management section of the TMS320C6745. The layout includes a power switch (PWR SW) controlled by a microcontroller (U1), a series of capacitors (C7715-C7719, C7730, C7731, C7720-C7725) for power filtering and decoupling, and a voltage divider (R7708, R7709) for the PPRVOUT pin. A microcontroller (U1) is shown with its pins connected to the power management components. The layout is labeled with component values, footprints, and placement instructions.

SYNCH MASTER<CLEAN X425		SYNCH DATE<10/30/2014	
PAGE TITLE			
LCD/KBD Backlight Driver			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 77 OF 119 SHEET 63 OF 97	






PBUS ONLY CONTROL INPUTS

SYSTEM STATE	SMC_ACTUATOR_DISABLE_L	TPAD_ACTUATOR_THRMTRIP_L	T101 POWER
G3H, S5	X	X	0 V
S4, S3, S0	Hi-Z	Hi-Z	PBUS
S4, S3, S0	0 V	X	0 V
S4, S3, S0	X	0 V	0 V

SYNC MASTER=CLEAN MAXWELL

SYNC DATE=07/02/2014

X249 POWER SUPPLY

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
79 OF 119

SHEET
65 OF 97

SIZE
D



EDP is per J45 Power Budget rev5

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)

Part	TPS22904
Type	Load Switch
R(on) @ 3.6V	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

SYNC MASTER=J45 IG

SYNC DATE=07/01/2014

Power FETs

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>






PAGE


80 OF 119


SHEET

66 OF 97

C8030 USING 0603 PACKAGE IS FOR DFM TO PROTECT U8030 (CSP)



SYNC MASTER=MARY X425G		SYNC DATE=09/11/2014	
PAGE TITLE			
Power Sequencing EG/PGOOD			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 82 OF 119	
		SHEET 68 OF 97	



LCD PANEL INTERFACE (eDP)

CRITICAL
J8300
20525-130E-01
F-RT-SM

5V TCON Switch

Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5 A Max

3.3V TCON Switch

Part	TPS22904(353S3979)
Type	Load Switch
R(on)	66 mOhm Typ 90 mOhm Max
Current	0.5A Max

3.3V_EDP ON/OFF CONTROL

LCD Panel HPD & AUX strapping

SYNC MASTER=MARY X425G

SYNC DATE=12/11/2014

PAGE TITLE

eDP Display Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

83 OF 119

SHEET


69 OF 97



SYNC MASTER=MARY X425G

SYNC DATE=08/22/2014

Venus PCI-E

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE


84 OF 119

SHEET

70 OF 97








GPU FB SUPPLY


VOUT = 1.5V / 1.35V
12A MAX OUTPUT
F = 500 KHZ

GPU 0.95V/BIF_VDDC SUPPLY

VOUT = 0.95V
5.2A MAX OUTPUT
F = 500 KHZ

$V_{out} = 0.5V * (1 + R_a / R_b)$

SYNC MASTER=ADITYA X425G		SYNC DATE=09/16/2014	
PAGE TITLE			
0V95 GPU / 1V35 FB Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	87 OF 119
		SHEET	73 OF 97



SYNC MASTER=MARY X425G

SYNC DATE=09/22/2014

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


88 OF 119

SHEET

74 OF 97






Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED







GPU GPIO TABLE									
		Native Func		GPIOs					
80	77	66	GFEX_VDDCI_ALTV	GPIO	=====	GFEX_VDDCI_ALTV			76 77 80
	77	66	NC_GPU_GPIO_1	GPIO	=====	NC_GPU_GPIO_1	MAKE_BASE=TRUE		76 77
	77	66	NC_GPU_GPIO_2	GPIO	=====	NC_GPU_GPIO_2	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	77	66	GPU_GFX_FWR_LEVEL_R_L	GPIO	=====	GPU_GFX_FWR_LEVEL_R_L	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	77	66	GFEXIMVP_VR_ICCMAW_WARN_L	GPIO	=====	GFEXIMVP_VR_ICCMAW_WARN_L	MAKE_BASE=TRUE		76 77 79
	82	77	EG_BKLT_EN	GPIO	=====	EG_BKLT_EN	MAKE_BASE=TRUE		76 77 82
	77	66	GPU_ROM_SO	GPIO	=====	GPU_ROM_SO	MAKE_BASE=TRUE		76 77
	77	66	GPU_ROM_SI	GPIO	=====	GPU_ROM_SI	MAKE_BASE=TRUE		76 77
	77	66	GPU_ROM_SCLK	GPIO	=====	GPU_ROM_SCLK	MAKE_BASE=TRUE		76 77
	79	76	GPU_VCORE_VID4	GPIO	=====	GPU_VCORE_VID4	MAKE_BASE=TRUE		76 77 79
	79	76	GPU_VCORE_VID5	GPIO	=====	GPU_VCORE_VID5	MAKE_BASE=TRUE		76 77 79
	79	76	GPU_VCORE_VID0	GPIO	=====	GPU_VCORE_VID0	MAKE_BASE=TRUE		76 77 79
	82	77	DP_TBTSNK1_HPD_EG	GPIO	=====	DP_TBTSNK1_HPD_EG	MAKE_BASE=TRUE		76 77 82
	79	76	GPU_VCORE_VID1	GPIO	=====	GPU_VCORE_VID1	MAKE_BASE=TRUE		76 77 79
Native Func									
	79	76	GPU_VCORE_VID2	GPIO	=====	GPU_VCORE_VID2	MAKE_BASE=TRUE		76 77 79
	77	66	GFEX_SELF_THROTTLE_R	GPIO	=====	GFEX_SELF_THROTTLE_R	MAKE_BASE=TRUE		76 77
	82	77	HDMI_EG_HPD	GPIO	=====	HDMI_EG_HPD	MAKE_BASE=TRUE		76 77 82
	77	66	GPU_GFX_OVERTEMP_R	GPIO	=====	GPU_GFX_OVERTEMP_R	MAKE_BASE=TRUE		76 77
	79	76	GPU_VCORE_VID3	GPIO	=====	GPU_VCORE_VID3	MAKE_BASE=TRUE		76 77 79
	77	63	FBVDD_ALTVQ	GPIO	=====	FBVDD_ALTVQ	MAKE_BASE=TRUE		73 76 77
	77	66	GPU_ROM_CS_L	GPIO	=====	GPU_ROM_CS_L	MAKE_BASE=TRUE		76 77
	77	66	TP_CLKRBO_L	GPIO	=====	TP_CLKRBO_L	MAKE_BASE=TRUE		76 77
	77	66	NC_GPU_GENERICA	GPIO	=====	NC_GPU_GENERICA	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	77	66	NC_GPU_GENERICB	GPIO	=====	NC_GPU_GENERICB	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	77	66	GPU_VCORE_PSI_L	GPIO	=====	GPU_VCORE_PSI_L	MAKE_BASE=TRUE		76 77
	79	76	GFEXIMVP_DPSLP_EN_R	GPIO	=====	GFEXIMVP_DPSLP_EN_R	MAKE_BASE=TRUE		76 77 79
	77	66	NC_DP_EXTB_CA_DET_EG	GPIO	=====	NC_DP_EXTB_CA_DET_EG	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	77	66	NC_DP_EXTB_CA_DET_EG	GPIO	=====	NC_DP_EXTB_CA_DET_EG	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	77	66	NC_GPU_GPIO_33	GPIO	=====	NC_GPU_GPIO_33	MAKE_BASE=TRUE NO_TEST=TRUE		76 77
	82	77	DP_INT_EG_HPD	GPIO	=====	DP_INT_EG_HPD	MAKE_BASE=TRUE		76 77 82
	77	66	NC_GPU_GPIO_35	GPIO	=====	NC_GPU_GPIO_35	MAKE_BASE=TRUE		76 77
	82	77	DP_TBTSNK0_HPD_EG	GPIO	=====	DP_TBTSNK0_HPD_EG	MAKE_BASE=TRUE		76 77 82




SYNC MASTER=MARY X425G		SYNC DATE=11/07/2014	
PAGE TITLE			
Venus GPIOs & STRAPS			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		91 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		77 OF 97	






VIMON = Imon* R9312
Imon = 3* Idroop. Idroop = 2*Rsns*Io/(N*Ri)
VIMON = 1.46104uA/A * Io * 14.6104mV/A*Io
1A will generate 14.6104mV and 891.23mV for 61A

Do not config
PSI_L = HIGH & DPSLP_EN = HIGH


SYNC MASTER=ADITYA X425G		SYNC DATE=09/15/2014	
PAGE TITLE			
GFX IMVP VCore Regulator			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
Apple Inc.		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		93 OF 119	
SHEET		79 OF 97	











Functional Test Points

FUNC_TEST J3501 - airport	
TRUE AP CLKREQ O L	33
TRUE AP RESET CONN L	33
TRUE PCIE AP D2R PI N	91
TRUE PCIE AP D2R PI P	91
TRUE PCIE AP R2D N	33 91
TRUE PCIE AP R2D P	33 91
TRUE PCIE CLK100M AP CONN N	33 91
TRUE PCIE CLK100M AP CONN P	33 91
TRUE PCIE WAKE L	12 33 35 91
TRUE PP3V3 S3RS4 BT F	33
TRUE PP3V3 WLAN	33 41
TRUE USB BT CONN N	33 90
TRUE USB BT CONN P	33 90
TRUE WIFI EVENT L	33 40 41
TRUE GND	4X
J4002 - Camera	
TRUE MIPI CLK CONN N	36 94
TRUE MIPI CLK CONN P	36 94
TRUE CAM SENSOR WAKE L CONN	36
TRUE MIPI DATA CONN N	36 94
TRUE MIPI DATA CONN P	36 94
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C CAM SCK	35 36
TRUE I2C CAM SDA	35 36
TRUE PP5V S3RS0 ALSCAM F	36
TRUE GND	
J9500 - rio coax	
TRUE HDMI EG CLK N	76 81 97
TRUE HDMI EG CLK P	76 81 97
TRUE HDMI EG DATA N<0>	76 81 97
TRUE HDMI EG DATA N<1>	76 81 97
TRUE HDMI EG DATA N<2>	76 81 97
TRUE HDMI EG DATA P<0>	76 81 97
TRUE HDMI EG DATA P<1>	76 81 97
TRUE HDMI EG DATA P<2>	76 81 97
J9510 - rio flex	
TRUE SD PWR EN	13 18 81
TRUE HDMI DDC CLK	
TRUE HDMI DDC DATA	
TRUE HDMI HPD	20 81 82
TRUE SMBUS PCH CLK	13 18 43 81 85 91
TRUE SMBUS PCH DATA	13 18 43 81 85 91
TRUE PM SLP S3 BUF L	61 66 67 81 82
TRUE PM SLP S4 L	12 21 33 37 40 67 81
TRUE PP3V3 S3	3X13 20 21 43 45 46 66 81 82
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	5X20 38 51 61 66 67 69 81 84
TRUE RIO SDCONN STATE CHANGE L	86
TRUE USB EXTB OC L	18 81
TRUE GND	10X
J5150 - hall effect	
TRUE PP3V42 G3H	19 34 37 38 41 42 43 50 56
TRUE SMC LID R	42
TRUE GND	
J6050 - left fan	
TRUE FAN LT PWM	49
TRUE FAN LT TACH	49
TRUE PP5V S0	3X18 19 36 49 58 59 62 63 66
TRUE GND	5X
J6060 - right fan	
TRUE FAN RT PWM	49
TRUE FAN RT TACH	49
TRUE PP5V S0	3X18 19 36 49 58 59 62 63 66
TRUE GND	5X

FUNC_TEST J6100 - spi	
TRUE PP3V42 G3H	19 34 37 38 40 41 42 43 50 56
TRUE SMC RESET L	40 41 50 57
TRUE SMC TCK	40 41 50
TRUE SMC TMS	40 41 50
TRUE SPIROM USE MLB	14 50
TRUE GND	2X
J4801 - ipd flex	
TRUE USB TPAD N	13 38 90
TRUE USB TPAD P	13 38 90
TRUE IOXP2 INT L	38
TRUE I2C IOXP SCL	38
TRUE I2C IOXP SDA	38
TRUE SMC PME S4 WAKE L	13 38 40 42
TRUE TPAD ACTUATOR THRMTTRIP L	38 65
TRUE TPAD VBUS EN	38 67
TRUE SMBUS SMC 2 S3 SCL	38 40 43 95
TRUE SMBUS SMC 2 S3 SDA	38 40 43 95
TRUE SMC LID	38 40 41 42
TRUE SMC ACTUATOR EN L	38 40
TRUE PPVIN S4 TPAD	4X38 45 84
TRUE GND ACTUATOR	4X38
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP5V S4	81 84 85 86
TRUE GND	2X
J4813 - keyboard	
TRUE PP3V3 S4	20 33 38 41 42 45 46 65 66 67
TRUE PP3V42 G3H	19 34 37 38 41 42 43 50 56
TRUE WS CONTROL KBD	38
TRUE WS KBD1	38
TRUE WS KBD10	38
TRUE WS KBD11	38
TRUE WS KBD12	38
TRUE WS KBD13	38
TRUE WS KBD14	38
TRUE WS KBD15 CAP	38
TRUE WS KBD16 NUM	38
TRUE WS KBD17	38
TRUE WS KBD18	38
TRUE WS KBD19	38
TRUE WS KBD20	38
TRUE WS KBD21	38
TRUE WS KBD22	38
TRUE WS KBD23	38
TRUE WS KBD3	38
TRUE WS KBD4	38
TRUE WS KBD5	38
TRUE WS KBD6	38
TRUE WS KBD7	38
TRUE WS KBD8	38
TRUE WS KBD9	38
TRUE WS KBD ONOFF L	38
TRUE WS LEFT OPTION KBD	38
TRUE WS LEFT SHIFT KBD	38
TRUE GND	2X
J4915 - kbd bklt	
TRUE KBDBKLT RETURN1	2X39 63
TRUE KBDBKLT RETURN2	2X39 63
TRUE PPVOUT S0 KBDBKLT	39 63
TRUE GND	4X

J6601 - mic	
TRUE DMIC CLK3	52 55
TRUE PP3V3 S0	66 67 68 69 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94
TRUE DMIC SDA2	55
TRUE DMIC SDA3	52 55
TRUE GND	
J6602 - L speaker	
TRUE SPKRCONN L ID	52 55
TRUE SPKRCONN L OUT N	53 55 96
TRUE SPKRCONN L OUT P	53 55 96
TRUE SPKRCONN SL OUT N	53 55 96
TRUE SPKRCONN SL OUT P	53 55 96
TRUE GND	
J6603 - R speaker	
TRUE SPKRCONN R ID	52 55
TRUE SPKRCONN R OUT N	53 55 96
TRUE SPKRCONN R OUT P	53 55 96
TRUE SPKRCONN SR OUT N	53 55 96
TRUE SPKRCONN SR OUT P	53 55 96
TRUE GND	
J7000 - DC PWR	
TRUE ADAPTER SENSE	56
TRUE PP20V DCIN FUSE	2X56
TRUE GND	2X
J7050 - battery	
TRUE PPVBAT G3H CONN	8X56 57
TRUE SMBUS SMC 5 G3 SCL	40 43 56 57 95
TRUE SMBUS SMC 5 G3 SDA	40 43 56 57 95
TRUE SYS DETECT L	56
TRUE GND	8X
J8300 - eDP	
TRUE DP INT AUX N	69 97
TRUE DP INT AUX P	69 97
TRUE DP INT ML N<0>	69 97
TRUE DP INT ML N<1>	69 97
TRUE DP INT ML N<2>	69 97
TRUE DP INT ML N<3>	69 97
TRUE DP INT ML P<0>	69 97
TRUE DP INT ML P<1>	69 97
TRUE DP INT ML P<2>	69 97
TRUE DP INT ML P<3>	69 97
TRUE LCD FSS	69 82 85
TRUE LCD HPD CONN	69
TRUE LCD BKLT PWM R	63 69
TRUE SMBUS SMC 0 S0 SDA	36 40 43 48 69 76 85 86 95
TRUE SMBUS SMC 0 S0 SCL	36 40 43 48 69 76 85 86 95
TRUE I2C BKLT SDA	63 69 85
TRUE I2C BKLT SCL	63 69 85
TRUE PP5VR3V3 SW LCD	3X69
TRUE PPVOUT S0 LCDBKLT	63 69
TRUE GND	16X
Power Rails	
TRUE PM SLP S3 L	12 21 40 67
TRUE PPVTT S0 DDR	21 27 60 84
TRUE PP3V3 S0	66 67 68 69 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94
TRUE PP3V3 S3	12 13 14 15 17 18 20 28 34
TRUE PP3V3 S5	86
TRUE PP3V3 S5 AVREF SMC	22 23 24 25 26 27 28 29 30 31 32 33
TRUE PP3V42 G3H	40 41
TRUE PP5V S0	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S3	19 34 37 38 40 41 42 43 50 56
TRUE PP5V S5	21 36 60 66 67 84
TRUE PPBUS G3H	61 66 84
TRUE PPDCIN G3H	56 57 84
TRUE PPVCC S0 CPU	6 8 10 45 59 84
TRUE PPVTDDR S3	40 84
TRUE PP3V3 S0SW SSD	34 45 84
TRUE PP1V5 S0	21 12 13 15 17 19 52 64 67 81
TRUE PP1V35 S3	21 45 60 66 84

FUNC_TEST XDP	
TRUE XDP CPU TCK	6 18 89
TRUE XDP PCH TCK	11 18
TRUE XDP CPU TDI	6 18 89
TRUE XDP CPU TDO	6 18 89
TRUE XDP CPUPCH TRST L	6 18 89
TRUE XDP CPU TMS	6 18 89
TRUE XDP PCH TMS	11 18
TRUE XDP PCH TDI	11 18
TRUE XDP PCH TDO	11
TRUE XDP CPU PREQ L	6 18 89
TRUE XDP CPU PRDY L	6 18 89
TRUE PM RSMRST L	12 67 91
TRUE PM PCH PWROK	12 19 91
TRUE PM SYSRST L	12 19 40 91
TRUE CPU CFG 12	6 18 89
TRUE PP1V5 S0	10 14 15 17 18 41 62 67 84
TRUE GND	2X GND
Power Sequence	
TRUE SMC ONOFF L	38 40 41
TRUE PM DSW PWRGD	12 40 91
TRUE ALL SYS PWRGD	18 19 40 58 67
TRUE PM PCH SYS PWROK	12 18 19 40 91
TRUE PLT RESET L	12 18 20 21
TRUE LCD PWR EN	69 82
TRUE LCD BKLT EN	63 82
GPU_VENUS JTAG	
TRUE GPU JTAG TCK	76 77
TRUE GPU JTAG TDI	76 77
TRUE GPU JTAG TDO	76 77
TRUE GPU JTAG TMS	76 77
TRUE GPU JTAG TRST L	76 77
TRUE GPU PWRGOOD	76 77


SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE		DRAWING NUMBER	
Functional Test Points		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		104 OF 119	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		86 OF 97	

8	7	6	5	4	3	2	1
NC NO_TESTS							
D	PCH		Thunderbolt		PLACEABLE BEAD-PROBES FOR TBT		
	NO_TEST	MAKE_BASE	NO_TEST	MAKE_BASE			
	87 13	NC_USB3_SPARE_D2RN	==	TRUE	TRUE	NC_USB3_SPARE_D2RN	13 87
	87 13	NC_USB3_SPARE_D2RP	==	TRUE	TRUE	NC_USB3_SPARE_D2RP	13 87
	87 13	NC_USB3_SPARE_R2D_CN	==	TRUE	TRUE	NC_USB3_SPARE_R2D_CN	13 87
	87 13	NC_USB3_SPARE_R2D_CP	==	TRUE	TRUE	NC_USB3_SPARE_R2D_CP	13 87
	90 87 13	NC_USB3_EXTC_D2RN	==	TRUE	TRUE	NC_USB3_EXTC_D2RN	13 87 90
	90 87 13	NC_USB3_EXTC_D2RP	==	TRUE	TRUE	NC_USB3_EXTC_D2RP	13 87 90
	90 87 13	NC_USB3_EXTC_R2D_CN	==	TRUE	TRUE	NC_USB3_EXTC_R2D_CN	13 87 90
	90 87 13	NC_USB3_EXTC_R2D_CP	==	TRUE	TRUE	NC_USB3_EXTC_R2D_CP	13 87 90
C	90 87 13	NC_USB3_EXTD_D2RN	==	TRUE	TRUE	NC_USB3_EXTD_D2RN	13 87 90
	90 87 13	NC_USB3_EXTD_D2RP	==	TRUE	TRUE	NC_USB3_EXTD_D2RP	13 87 90
	90 87 13	NC_USB3_EXTD_R2D_CN	==	TRUE	TRUE	NC_USB3_EXTD_R2D_CN	13 87 90
	90 87 13	NC_USB3_EXTD_R2D_CP	==	TRUE	TRUE	NC_USB3_EXTD_R2D_CP	13 87 90
	87	NC_PCIE_ENET_D2RN	==	TRUE	TRUE	NC_PCIE_ENET_D2RN	87
	87	NC_PCIE_ENET_D2RP	==	TRUE	TRUE	NC_PCIE_ENET_D2RP	87
	87	NC_PCIE_ENET_R2D_CN	==	TRUE	TRUE	NC_PCIE_ENET_R2D_CN	87
	87	NC_PCIE_ENET_R2D_CP	==	TRUE	TRUE	NC_PCIE_ENET_R2D_CP	87
	87 12	NC_DP_IG_D_AUXCHN	==	TRUE	TRUE	NC_DP_IG_D_AUXCHN	12 87
	87 12	NC_DP_IG_D_AUXCHP	==	TRUE	TRUE	NC_DP_IG_D_AUXCHP	12 87
B	90 87 11	NC_SATA_A_D2RN	==	TRUE	TRUE	NC_SATA_A_D2RN	11 87 90
	90 87 11	NC_SATA_A_D2RP	==	TRUE	TRUE	NC_SATA_A_D2RP	11 87 90
	90 87 11	NC_SATA_A_R2D_CN	==	TRUE	TRUE	NC_SATA_A_R2D_CN	11 87 90
	90 87 11	NC_SATA_A_R2D_CP	==	TRUE	TRUE	NC_SATA_A_R2D_CP	11 87 90
	90 87 11	NC_SATA_B_D2RN	==	TRUE	TRUE	NC_SATA_B_D2RN	11 87 90
	90 87 11	NC_SATA_B_D2RP	==	TRUE	TRUE	NC_SATA_B_D2RP	11 87 90
	90 87 11	NC_SATA_B_R2D_CN	==	TRUE	TRUE	NC_SATA_B_R2D_CN	11 87 90
	90 87 11	NC_SATA_B_R2D_CP	==	TRUE	TRUE	NC_SATA_B_R2D_CP	11 87 90
	87 11	NC_SATA_ODD_D2RN	==	TRUE	TRUE	NC_SATA_ODD_D2RN	11 87
	87 11	NC_SATA_ODD_D2RP	==	TRUE	TRUE	NC_SATA_ODD_D2RP	11 87
A	87 11	NC_SATA_ODD_R2D_CN	==	TRUE	TRUE	NC_SATA_ODD_R2D_CN	11 87
	87 11	NC_SATA_ODD_R2D_CP	==	TRUE	TRUE	NC_SATA_ODD_R2D_CP	11 87
	87 11	NC_SATA_D_D2RN	==	TRUE	TRUE	NC_SATA_D_D2RN	11 87
	87 11	NC_SATA_D_D2RP	==	TRUE	TRUE	NC_SATA_D_D2RP	11 87
	87 11	NC_SATA_D_R2D_CN	==	TRUE	TRUE	NC_SATA_D_R2D_CN	11 87
	87 11	NC_SATA_D_R2D_CP	==	TRUE	TRUE	NC_SATA_D_R2D_CP	11 87
	87 11	NC_SATA_F_D2RN	==	TRUE	TRUE	NC_SATA_F_D2RN	11 87
	87 11	NC_SATA_F_D2RP	==	TRUE	TRUE	NC_SATA_F_D2RP	11 87
	87 11	NC_SATA_F_R2D_CN	==	TRUE	TRUE	NC_SATA_F_R2D_CN	11 87
	87 11	NC_SATA_F_R2D_CP	==	TRUE	TRUE	NC_SATA_F_R2D_CP	11 87
	90 87 13	NC_USB_EXTCN	==	TRUE	TRUE	NC_USB_EXTCN	13 87 90
	90 87 13	NC_USB_EXTCP	==	TRUE	TRUE	NC_USB_EXTCP	13 87 90
	90 87 13	NC_USB_SDN	==	TRUE	TRUE	NC_USB_SDN	13 87 90
	90 87 13	NC_USB_SDP	==	TRUE	TRUE	NC_USB_SDP	13 87 90
	87 13	NC_USB_WLANN	==	TRUE	TRUE	NC_USB_WLANN	13 87
	87 13	NC_USB_WLANP	==	TRUE	TRUE	NC_USB_WLANP	13 87
	90 87 13	NC_USB_6N	==	TRUE	TRUE	NC_USB_6N	13 87 90
	90 87 13	NC_USB_6P	==	TRUE	TRUE	NC_USB_6P	13 87 90
	90 87 13	NC_USB_7N	==	TRUE	TRUE	NC_USB_7N	13 87 90
	90 87 13	NC_USB_7P	==	TRUE	TRUE	NC_USB_7P	13 87 90
	90 87 13	NC_USB_EXTDN	==	TRUE	TRUE	NC_USB_EXTDN	13 87 90
	90 87 13	NC_USB_EXTDP	==	TRUE	TRUE	NC_USB_EXTDP	13 87 90
	87 13	NC_USB_PSOCN	==	TRUE	TRUE	NC_USB_PSOCN	13 87
	87 13	NC_USB_PSOCP	==	TRUE	TRUE	NC_USB_PSOCP	13 87
	90 87 13	NC_USB_IRN	==	TRUE	TRUE	NC_USB_IRN	13 87 90
	90 87 13	NC_USB_IRP	==	TRUE	TRUE	NC_USB_IRP	13 87 90
	89 87 11	NC_ITPXDP_CLK100MN	==	TRUE	TRUE	NC_ITPXDP_CLK100MN	11 87 89
	89 87 11	NC_ITPXDP_CLK100MP	==	TRUE	TRUE	NC_ITPXDP_CLK100MP	11 87 89
	87 12	NC_PCI_PME_L	==	TRUE	TRUE	NC_PCI_PME_L	12 87
	87 11	NC_PCI_CLK33M_OUT3	==	TRUE	TRUE	NC_PCI_CLK33M_OUT3	11 87
	87 11	NC_HDA_SDIN1	==	TRUE	TRUE	NC_HDA_SDIN1	11 87
	87 11	NC_HDA_SDIN2	==	TRUE	TRUE	NC_HDA_SDIN2	11 87
	87 11	NC_HDA_SDIN3	==	TRUE	TRUE	NC_HDA_SDIN3	11 87
	87 13	NC_LPC_DREQ0_L	==	TRUE	TRUE	NC_LPC_DREQ0_L	13 87
	87 13	NC_CLINK_CLK	==	TRUE	TRUE	NC_CLINK_CLK	13 87
	87 13	NC_CLINK_DATA	==	TRUE	TRUE	NC_CLINK_DATA	13 87
	87 13	NC_CLINK_RESET_L	==	TRUE	TRUE	NC_CLINK_RESET_L	13 87
	91 87 11	NC_LPC_CLK33M_LPCPLUS_R	==	TRUE	TRUE	NC_LPC_CLK33M_LPCPLUS_R	11 87 91
	87 12	NC_EDP_IG_BKL_PWM	==	TRUE	TRUE	NC_EDP_IG_BKL_PWM	12 87
	90 87	NC_USB_S MCP	==	TRUE	TRUE	NC_USB_S MCP	87 90
	90 87	NC_USB_S MCN	==	TRUE	TRUE	NC_USB_S MCN	87 90
	87	NC_SMC_INTERFACE_2	==	TRUE	TRUE	NC_SMC_INTERFACE_2	87
8	7	6	5	4	3	2	1

SYNC_MASTER=J15_MLB

SYNC_DATE=10/31/2012

NC & No Test



Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

105 OF 119

SHEET

87 OF 97

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2N2S	*	=6X_DIELECTRIC	?	DMICKLK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2S2N	*	=3X_DIELECTRIC	?	DMICKLK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKLK2OTHER	*	=4X_DIELECTRIC	?	DMICKLK2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKLK2N2S
CLK_DMI	DMI_S2N	*	DMICKLK2S2N
CLK_DMI	*	*	DMICKLK2OTHER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?	PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG3_2SAME	*	=4X_DIELECTRIC	?	PEG3_2SAME	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG3_TXRX	*	=8X_DIELECTRIC	?	PEG3_TXRX	TOP,BOTTOM	=12X_DIELECTRIC	?
PEG3_2OTHER	*	=5X_DIELECTRIC	?	PEG3_2OTHER	TOP,BOTTOM	=8X_DIELECTRIC	?
PEG3_2CLK	*	=8X_DIELECTRIC	?	PEG3_2CLK	TOP,BOTTOM	=12X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME	PEG3_*	=SAME	*	PEG3_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX	PEG3_R2D	PEG3_D2R	*	PEG3_TXRX
PEG_*	*	*	PEG_2OTHER	PEG3_*	*	*	PEG3_2OTHER
PEG_*	CLK_*	*	PEG_2CLK	PEG3_*	CLK_*	*	PEG3_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3X_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DP_2OTHER	*	=4X_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2CLK	*	=7X_DIELECTRIC	?	HDMICKLK_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
HDMICKLK_2DP	*	=6X_DIELECTRIC	?	HDMICKLK_2DP	TOP,BOTTOM	=6X_DIELECTRIC	?
HDMICKLK_2OTHER	*	=7X_DIELECTRIC	?	HDMICKLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HDMICKLK_2CLK
HDMI_CLK	DISPLAYPORT	*	HDMICKLK_2DP
HDMI_CLK	*	*	HDMICKLK_2OTHER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>	5 12 87
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:0>	5 12 87
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:0>	5 12 87
FDI_INT	CPU_50S	CPU_AGTL	FDI_INT	5 12
FDI_CSYNCR	CPU_50S	CPU_AGTL	FDI_CSYNCR	5 12
CLK_DMI	CPU_85D	CLK_DMI	DMI_CLK100M CPU P	6 11
CLK_DMI	CPU_85D	CLK_DMI	DMI_CLK100M CPU N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLREF N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLREF P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLSS N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU_CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG RCOMP	5
CPU_CFG	CPU_45S	CPU_ITP	CPU_CFG<19..0>	6 18 86
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MP	11 87
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MN	11 87
XDP_TDI	CPU_45S	CPU_ITP	XDP CPU TDI	6 18 86
XDP_TDO	CPU_45S	CPU_ITP	XDP CPU TDO	6 18 86
XDP_TMS	CPU_45S	CPU_ITP	XDP CPU TMS	6 18 86
XDP_TCK	CPU_45S	CPU_ITP	XDP CPU TCK	6 18 86
XDP_TRST_L	CPU_45S	CPU_ITP	XDP CRUPCH TRST_L	6 18 86
XDP_BPM	CPU_45S	CPU_ITP	XDP BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_ITP	XDP BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_ITP	XDP DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_ITP	XDP CPU PRDY_L	6 18 86
XDP_PREQ_L	CPU_45S	CPU_ITP	XDP CPU PREQ_L	6 18 86
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU CATERR_L	6 40
CPU_PECI	CPU_45S	CPU_VID	CPU Peci	6 14 41
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT_L	6 40 41 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_AGTL	PM THRMTRIP_L	6 14 41
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM_PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP<2..0>	6
CPU_VIDSOUT	CPU_45S	CPU_VID	CPU VIDSOUT	8 58
CPU_VIDCLK	CPU_45S	CPU_VID	CPU VIDCLK	8 58
CPU_VIDALERT_L	CPU_45S	CPU_VID	CPU VIDALERT_L	8 58
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	8 58
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	9 58
CPU_DIMMA_VREFDQ	MEM_12MIL		CPU DIMMA_VREFDQ	7 22
CPU_DIMMB_VREFDQ	MEM_12MIL		CPU DIMMB_VREFDQ	7 22
PPOV75_S3_MEM_VREFDQ_A	MEM_PWR		PPOV75_S3_MEM_VREFDQ_A	22 23 24 85 92
PPOV75_S3_MEM_VREFDQ_B	MEM_PWR		PPOV75_S3_MEM_VREFDQ_B	22 25 26 85
PPOV75_S3_MEM_VREFCA	MEM_PWR		PPOV75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PPOV75_S3_MEM_VREFCA	MEM_PWR		PPOV75_S3_MEM_VREFCA	22 23 24 25 26 85 89 92
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R C P<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R C N<7..0>	68 70
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R P<7..0>	70 85
PCIE_D2R_GPU	PEG_80D	PEG3_D2R	PCIE D2R N<7..0>	70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D C P<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D C N<7..0>	68 70 85
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D P<7..0>	70
PCIE_R2D_GPU	PEG_80D	PEG3_R2D	PCIE R2D N<7..0>	70
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R P<3..0>	5 34 85
PCIE_D2R_SSD	CPU_85D	PEG3_D2R	PCIE SSD D2R N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C P<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D C N<3..0>	5 34 85
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D P<3..0>	34
PCIE_R2D_SSD	CPU_85D	PEG3_R2D	PCIE SSD R2D N<3..0>	34
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>	5 28 85
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C P<3..0>	28 87
PCIE_TBT_D2R	CPU_85D	PEG_D2R	PCIE TBT D2R C N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D N<3..0>	28 87
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>	5 28 85
PCIE_TBT_R2D	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>	5 28 85

DP AUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPA_IG_AUX_CH_N	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_P	12 83 85
DP_IG_AUX	DP_85D	DISPLAYPORT	DPB_IG_AUX_CH_N	12 83 85

DP / HDMI NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	28 76 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>	28 97
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	28 76 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28 97
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_C_P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH_C_N	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_P	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_N	28 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_C_P	28 83 97
TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH_C_N	28 83 97

SYNC MASTER=CLEAN X305 PEG SYNC DATE=02/18/2014

PAGE TITLE		DRAWING NUMBER		SIZE
CPU Constraints		<SCH_NUM>		D
Apple Inc.		REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		111 OF 119
II NOT TO REPRODUCE OR COPY IT		SHEET		89 OF 97
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				

D

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?	SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?	USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
WT_WAKE	*	=4X_DIELECTRIC	?	WT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

PCH Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div>NC SATA A R2D CP</div>	SATA_R5D	SATA_R2D	11 87
<div>NC SATA A R2D CN</div>	SATA_R5D	SATA_R2D	11 87
<div>NC SATA A D2RP</div>	SATA_R5D	SATA_D2R	11 87
<div>NC SATA A D2RN</div>	SATA_R5D	SATA_D2R	11 87
<div>NC SATA B R2D CP</div>	SATA_R5D	SATA_R2D	11 87
<div>NC SATA B R2D CN</div>	SATA_R5D	SATA_R2D	11 87
<div>NC SATA B D2RP</div>	SATA_R5D	SATA_D2R	11 87
<div>NC SATA B D2RN</div>	SATA_R5D	SATA_D2R	11 87
<div>PCH SATA RCOMP</div>	SATA_45SE	SATA_RCOMP	11
<div>USB_EXT_A P</div>	USB_85D	USB	13 37
<div>USB_EXT_A N</div>	USB_85D	USB	13 37
<div>USB_EXT_A MUXED P</div>	USB_85D	USB	37
<div>USB_EXT_A MUXED N</div>	USB_85D	USB	37
<div>USB_LT1 P</div>	USB_85D	USB	37
<div>USB_LT1 N</div>	USB_85D	USB	37
<div>NC USB_EXTCP</div>	USB_85D	USB	13 87
<div>NC USB_EXTCN</div>	USB_85D	USB	13 87
<div>NC USB_SDP</div>	USB_85D	USB	13 87
<div>NC USB_SDN</div>	USB_85D	USB	13 87
<div>SMC_DEBUGPRT_RX_L</div>	CPU_45S	CPU_ITP	37 40 41
<div>SMC_DEBUGPRT_TX_L</div>	CPU_45S	CPU_ITP	37 40 41
<div>NC_USB_S MCP</div>	USB_85D	USB	87
<div>NC_USB_S MCN</div>	USB_85D	USB	87
<div>NC USB_6P</div>	USB_85D	USB	13 87
<div>NC USB_6N</div>	USB_85D	USB	13 87
<div>NC USB_7P</div>	USB_85D	USB	13 87
<div>NC USB_7N</div>	USB_85D	USB	13 87
<div>USB_EXTB_P</div>	USB_85D	USB	13 81 86
<div>USB_EXTB_N</div>	USB_85D	USB	13 81 86
<div>NC_USB_EXTRDP</div>	USB_85D	USB	13 87
<div>NC_USB_EXTRDN</div>	USB_85D	USB	13 87
<div>USB_BT_P</div>	USB_85D	USB	13 33
<div>USB_BT_N</div>	USB_85D	USB	13 33
<div>USB_BT_CONN_P</div>	USB_85D	USB	13 86
<div>USB_BT_CONN_N</div>	USB_85D	USB	13 86
<div>NC_USB_IRP</div>	USB_85D	USB	13 87
<div>NC_USB_IRN</div>	USB_85D	USB	13 87
<div>USB_TPAD_P</div>	USB_85D	USB	13 38 86
<div>USB_TPAD_N</div>	USB_85D	USB	13 38 86
<div>USB_TPAD_R_P</div>	USB_85D	USB	
<div>USB_TPAD_R_N</div>	USB_85D	USB	
<div>PCH_USB_RBIAS</div>	PCH_USB_RBIAS	USB_RBIAS	13
<div>USB3_EXT_A_D2R_P</div>	USB_85D	USB3_D2R	13 37
<div>USB3_EXT_A_D2R_N</div>	USB_85D	USB3_D2R	13 37
<div>USB3_EXT_A_D2R_C_P</div>	USB_85D	USB3_D2R	
<div>USB3_EXT_A_D2R_C_N</div>	USB_85D	USB3_D2R	
<div>USB3_EXT_A_R2D_P</div>	USB_85D	USB3_R2D	37
<div>USB3_EXT_A_R2D_N</div>	USB_85D	USB3_R2D	37
<div>USB3_EXT_A_R2D_C_P</div>	USB_85D	USB3_R2D	13 37
<div>USB3_EXT_A_R2D_C_N</div>	USB_85D	USB3_R2D	13 37
<div>USB3_EXTB_D2R_P</div>	USB_85D	USB3_D2R	13 81 86
<div>USB3_EXTB_D2R_N</div>	USB_85D	USB3_D2R	13 81 86
<div>USB3_EXTB_D2R_C_P</div>	USB_85D	USB3_D2R	
<div>USB3_EXTB_D2R_C_N</div>	USB_85D	USB3_D2R	
<div>USB3_EXTB_R2D_P</div>	USB_85D	USB3_R2D	81 86
<div>USB3_EXTB_R2D_N</div>	USB_85D	USB3_R2D	81 86
<div>USB3_EXTB_R2D_C_P</div>	USB_85D	USB3_R2D	13 81
<div>USB3_EXTB_R2D_C_N</div>	USB_85D	USB3_R2D	13 81
<div>NC_USB3_EXTC_D2RP</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTC_D2RN</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTC_R2D_CP</div>	USB_85D	USB3_R2D	13 87
<div>NC_USB3_EXTC_R2D_CN</div>	USB_85D	USB3_R2D	13 87
<div>NC_USB3_EXTD_D2RP</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTD_D2RN</div>	USB_85D	USB3_D2R	13 87
<div>NC_USB3_EXTD_R2D_CP</div>	USB_85D	USB3_R2D	13 87
<div>NC_USB3_EXTD_R2D_CN</div>	USB_85D	USB3_R2D	13 87

Clock Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
<div>SYSCLK_CLK32K_RTC</div>	CLK_SLOW_45S	CLK_SLOW	11 19
<div>SYSCLK_CLK25M_SB</div>	CLK_25M_45S	CLK_25M	11 19
<div>SYSCLK_CLK25M_SB_R</div>	CLK_25M_45S	CLK_25M	11
<div>SYSCLK_CLK25M_CAMERA</div>	CLK_25M_45S	CLK_25M	19 36
<div>SYSCLK_CLK25M_TBT</div>	CLK_25M_45S	CLK_25M	19 28
<div>SYSCLK_CLK25M_TBT_R</div>	CLK_25M_45S	CLK_25M	28

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012		
PAGE TITLE				
PCH Constraints 1				
	Apple Inc.		DRAWING NUMBER	
			<SCH_NUM>	
			REVISION	
			<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
		BRANCH		
		<BRANCH>		
		PAGE		
		112 OF 119		
		SHEET		
		90 OF 97		

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.49mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down
SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK0	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CLK1	MEM_72D	MEM_CLK
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CNTRL0	MEM_40S	MEM_CTRL
MEM_A_CNTRL1	MEM_40S	MEM_CTRL
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_CMD	MEM_40S	MEM_CMD
MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0
MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1
MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2
MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3
MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4
MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5
MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6
MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7
MEM_A_DQS0	MEM_85D	MEM_A_DQS_0
MEM_A_DQS1	MEM_85D	MEM_A_DQS_1
MEM_A_DQS2	MEM_85D	MEM_A_DQS_2
MEM_A_DQS3	MEM_85D	MEM_A_DQS_3
MEM_A_DQS4	MEM_85D	MEM_A_DQS_4
MEM_A_DQS5	MEM_85D	MEM_A_DQS_5
MEM_A_DQS6	MEM_85D	MEM_A_DQS_6
MEM_A_DQS7	MEM_85D	MEM_A_DQS_7
MEM_B_CLK0	MEM_72D	MEM_CLK
MEM_B_CLK0	MEM_72D	MEM_CLK
MEM_B_CLK1	MEM_72D	MEM_CLK
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CNTRL0	MEM_40S	MEM_CTRL
MEM_B_CNTRL1	MEM_40S	MEM_CTRL
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_CMD	MEM_40S	MEM_CMD
MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0
MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1
MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2
MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3
MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4
MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5
MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6
MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7
MEM_B_DQS0	MEM_85D	MEM_B_DQS_0
MEM_B_DQS1	MEM_85D	MEM_B_DQS_1
MEM_B_DQS2	MEM_85D	MEM_B_DQS_2
MEM_B_DQS3	MEM_85D	MEM_B_DQS_3
MEM_B_DQS4	MEM_85D	MEM_B_DQS_4
MEM_B_DQS5	MEM_85D	MEM_B_DQS_5
MEM_B_DQS6	MEM_85D	MEM_B_DQS_6
MEM_B_DQS7	MEM_85D	MEM_B_DQS_7
MEM_PWR		MEM_PWR
MEM_PWR		MEM_PWR
MEM_PWR		MEM_PWR

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Memory Constraints			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SIZE
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	114 OF 119
		SHEET	92 OF 97

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_P_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_P_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_2SAME	*	=3X_DIELECTRIC	?
TBTD_P_TXRX	*	=6X_DIELECTRIC	?
TBTD_P_2OTHER	*	=4X_DIELECTRIC	?









NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTD*_*	=SAME	*	TBTD*_2SAME
TBTD*_R2D	TBTD*_D2R	*	TBTD*_TXRX
TBTD*_*	*	*	TBTD*_2OTHER

Thunderbolt/DP Net Properties


ELECTRICAL CONSTRAINT SET		NET_TYPE		
PHYSICAL		SPACING		
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>	28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>	28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>	31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>	28 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>	28 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>	28 31 8
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>	28 31 8
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N	31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C P	28 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH C N	28 31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH P	31
TBT_A_AUXCH	DP_85D		DP TBTPA AUXCH N	31
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>	32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C P<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C N<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTBP ML N<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>	32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C P<3>	28 32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML C N<3>	28 32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML P<3>	32
DP_TBTBP_ML	DP_85D	DISPLAYPORT	DP TBTBP ML N<3>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>	28 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N	32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH C P	28 32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH C N	28 32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH P	32
TBT_B_AUXCH	DP_85D		DP TBTBP AUXCH N	32

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>
		DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>
		DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P
		DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N
	TBT_SPT_CLK	TBT_SPT_45S	TBT_SPT	TBT SPI CLK
	TBT_SPT_MOSI	TBT_SPT_45S	TBT_SPT	TBT SPI MOSI
	TBT_SPT_MISO	TBT_SPT_45S	TBT_SPT	TBT SPI MISO
	TBT_SPT_CS_L	TBT_SPT_45S	TBT_SPT	TBT SPI CS_L

Only used on hosts supporting Thunderbolt video-in

SYNCH MASTER=SIDLE J45		SYNCH DATE=12/10/2012	
PAGE 1114		PAGE 1115	
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE 115 OF 119	
		SHEET 93 OF 97	

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND











Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	35 36
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	35 36
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	35 36
S2_MEM_CNTRL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	35 36
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	35 36
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	35 36
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	36
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	35 36
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	35 36
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	35 36
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	35 36
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<1>..0>	35 36
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	35 36
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	35 36
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	36 86
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	36 86
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	35 36
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	35 36
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	36 86
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	36 86
		S2_MEM_PWR	PP1V35_CAM	35 36
		S2_MEM_PWR	PP0V675_CAM_VREF	35 36
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	36
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ	36





SYNC_MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
<BRANCH>			
PAGE	116 OF 119		
SHEET	94 OF 97		



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	38 40 43 86
 SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	38 40 43 86
 SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	40 43 48
 SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	40 43 48
 SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 40 43 48 69 76 85 86
 SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 40 43 48 69 76 85 86
 SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_S3_SCL	40 43 56 57 86
 SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	40 43 56 57 86
 SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	40 42
 SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	40 42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	1T01_DIEFPAIR		CHGR_CSI_P	57
	1T01_DIEFPAIR		CHGR_CSI_N	57
	1T01_DIEFPAIR		CHGR_CSO_P	57
	1T01_DIEFPAIR		CHGR_CSO_N	57

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CP0V95S1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCI_E*	*	GND_P20M
GND	SATA*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GPUVR	*	Y	0.100 MM	0.200 MM	3.000 MM	0.400 MM	0.400 MM

AMD Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GPUFB_CS_P	47	73
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GPUFB_CS_N	47	73
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GPU_TDIODE_P	46	76
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GPU_TDIODE_N	46	76
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCISENSE_P	80	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCISENSE_N	80	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCI_SENSE_XW_P	80	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPU_VDDCI_SENSE_XW_N	80	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPUVCORE_SENSE_P	79	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPUVCORE_SENSE_N	79	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P0V95_S0GPU_R_P	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P0V95_S0GPU_R_N	47	
SENSE_DIFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_0V95_XW_P	73	
SENSE_DIFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_0V95_XW_N	73	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_R_P	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_R_N	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPUFB_CS_R_P	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPUFB_CS_R_N	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDC_P	71	79
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDC_N	71	79
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDI_P	71	80
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VSNS_GPU_VDDI_N	71	80
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_R_P	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_R_N	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_P	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V8_GPU_N	47	
SENSE_DIFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_FB_XW_P	73	
SENSE_DIFFPAIR	THERM_1T01_45S	SENSE	VSNS_GPU_FB_XW_N	73	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CP0V95S1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCI_E*	*	GND_P20M
GND	SATA*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_GPUVR	*	Y	0.100 MM	0.200 MM	3.000 MM	0.400 MM	0.400 MM

X425G Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_CPUDDR_P	46	66
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_CPUDDR_N	46	66
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_P	46	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_CPU_DDR_R_N	46	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_P	48	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS_D2_N	48	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_P	46	69
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_N	46	69
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_P	48	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS_D1_N	48	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS_D_P	48	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS_D_N	48	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_P	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_N	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_P	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V35_MEM_R_N	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P	46	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N	46	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_P	46	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_R_N	46	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P	63	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N	63	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_P	46	69
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCD_PANEL_N	46	69
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PCH_R_P	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_PCH_R_N	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_TPAD_P	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_TPAD_N	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_P	44	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER5V_N	44	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_P	44	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER3V3_N	44	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P	44	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N	44	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_P	45	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR_ISNS_N	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	P1V05_GPU_PEX_IOVDD_SNS_P	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	P1V05_GPU_PEX_IOVDD_SNS_N	45	
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	DIFFERENTIAL_PAIR		
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS1_P	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS1_N	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_P	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_N	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_P	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS2_N	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS3_P	45	59
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR_ISNS3_N	45	59
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_P	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUVR_ISUM_R_N	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_P	79	96
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_N	79	96
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_P	79	96
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP_ISNS1_N	79	96
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_N	45	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_P	45	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_R_N	45	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS_TBT_R_P	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_P	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_N	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_R_P	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS_SSD_R_N	45	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	P1V05S0_CS_P	45	62
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	P1V05S0_CS_N	45	62
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	DIFFERENTIAL_PAIR		
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	P1V05S0_SENSE_P	62	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	P1V05S0_SENSE_N	62	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_THERMDP	28	48
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT_THERMDN	48	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR_CSI_R_P	57	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR_CSI_R_N	57	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR_CSO_R_P	57	
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR_CSO_R_N	57	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GFXIMVP_ISNS2_P	79	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GFXIMVP_ISNS2_N	79	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GPU_P	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_GPU_N	47	
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P0V95_S0GPU_P	47	73
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS_P0V95_S0GPU_N	47	73
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_P	47	80
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	VDDCIS0_CS_N	47	80
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	GPUTHMSNS_D_P	48	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GPUTHMSNS_D_N	48	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CP0V95S1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

GDDR5_CMD spacing can be relaxed to 2x per AMD recommendation for x32_4.5G config.

Breakout Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR5_*	*	BGA	GDDR5_BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_BGA	*	= 1.3x_DIELECTRIC	?

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		REV_TYPE			
		PHYSICAL	SPACING		
9499	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P	72
9499	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N	73
9499	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P	74
9499	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N	75
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 A<8...0>	76
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 A<8...0>	77
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 ABI L	78
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 ABI L	79
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 RAS L	80
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 RAS L	81
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CAS L	82
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CAS L	83
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 WE L	84
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 WE L	85
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CKE L	86
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CKE L	87
9499	FB_A0_CMD	GDDR5_45SE	GDDR5_CMD	FB A0 CS L	88
9499	FB_A1_CMD	GDDR5_45SE	GDDR5_CMD	FB A1 CS L	89
9499	FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<0>	90
9499	FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<1>	91
9499	FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<2>	92
9499	FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<3>	93
9499	FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<0>	94
9499	FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<1>	95
9499	FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<2>	96
9499	FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<3>	97
9499	FB_A0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<0>	98
9499	FB_A0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<1>	99
9499	FB_A0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<2>	100
9499	FB_A0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<3>	101
9499	FB_A1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<0>	102
9499	FB_A1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<1>	103
9499	FB_A1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<2>	104
9499	FB_A1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<3>	105
9499	FB_A0_WCLK0	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<0>	106
9499	FB_A0_WCLK0	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<0>	107
9499	FB_A0_WCLK1	GDDR5_80D	GDDR5_CLK	FB A0 WCLK P<1>	108
9499	FB_A0_WCLK1	GDDR5_80D	GDDR5_CLK	FB A0 WCLK N<1>	109
9499	FB_A1_WCLK0	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<0>	110
9499	FB_A1_WCLK0	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<0>	111
9499	FB_A1_WCLK1	GDDR5_80D	GDDR5_CLK	FB A1 WCLK P<1>	112
9499	FB_A1_WCLK1	GDDR5_80D	GDDR5_CLK	FB A1 WCLK N<1>	113
9499	FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<7...0>	114
9499	FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<15...8>	115
9499	FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<23...16>	116
9499	FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<31...24>	117
9499	FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<7...0>	118
9499	FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<15...8>	119
9499	FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<23...16>	120
9499	FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<31...24>	121
9499	FB_A0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A0 RESET L	122
9499	FB_A1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB A1 RESET L	123









GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET		KEY_TYPE		
		PHYSICAL	SPACING	
KEY0	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
KEY0	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
KEY0	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
KEY0	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 A<8..0>
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 A<8..0>
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 ABI L
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 ABI L
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 RAS L
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 RAS L
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CAS L
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CAS L
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 WE L
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 WE L
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CKE L
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CKE L
KEY0	FB_B0_CMD	GDDR5_45SE	GDDR5_CMD	FB B0 CS L
KEY0	FB_B1_CMD	GDDR5_45SE	GDDR5_CMD	FB B1 CS L
KEY0	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
KEY0	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
KEY0	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
KEY0	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
KEY0	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
KEY0	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
KEY0	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
KEY0	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
KEY0	FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
KEY0	FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
KEY0	FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
KEY0	FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
KEY0	FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
KEY0	FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
KEY0	FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
KEY0	FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
KEY0	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<0>
KEY0	FB_B0_WCLK0	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<0>
KEY0	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK P<1>
KEY0	FB_B0_WCLK1	GDDR5_80D	GDDR5_CLK	FB B0 WCLK N<1>
KEY0	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<0>
KEY0	FB_B1_WCLK0	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<0>
KEY0	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK P<1>
KEY0	FB_B1_WCLK1	GDDR5_80D	GDDR5_CLK	FB B1 WCLK N<1>
KEY0	FB_B0_DQ_BYT0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7..0>
KEY0	FB_B0_DQ_BYT1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15..8>
KEY0	FB_B0_DQ_BYT2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23..16>
KEY0	FB_B0_DQ_BYT3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31..24>
KEY0	FB_B1_DQ_BYT0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7..0>
KEY0	FB_B1_DQ_BYT1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15..8>
KEY0	FB_B1_DQ_BYT2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23..16>
KEY0	FB_B1_DQ_BYT3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31..24>
KEY0	FB_B0_CMD_R	GDDR5_45SE	GDDR5_CMD	FB B0 RESET L
KEY0	FB_B1_CMD_R	GDDR5_45SE	GDDR5_CMD	FB B1 RESET L

MUXGFX & DP AUX MUX NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		PROPERTY	UNIT	VALUE	DESCRIPTION
REQD	DP_R5D	DISPLAYPORT	DP	INT ML C P<3..0>	69 82
REQD	DP_R5D	DISPLAYPORT	DP	INT ML C N<3..0>	69 82
REQD	DP_R5D	DISPLAYPORT	DP	INT ML F P<3..0>	69
REQD	DP_R5D	DISPLAYPORT	DP	INT ML F N<3..0>	69
REQD	DP_INT_ML	DISPLAYPORT	DP	INT ML P<3..0>	69 86
REQD	DP_INT_ML	DISPLAYPORT	DP	INT ML N<3..0>	69 86
REQD	DP_R5D	DISPLAYPORT	DP	INT AUXCH C P	69 82
REQD	DP_R5D	DISPLAYPORT	DP	INT AUXCH C N	69 82
REQD	DP_INT_AUXCH	DISPLAYPORT	DP	INT AUX P	69 86
REQD	DP_INT_AUXCH	DISPLAYPORT	DP	INT AUX N	69 86
REQD	DP_R5D	DISPLAYPORT	DP	INT EG AUX P	76 77 82
REQD	DP_R5D	DISPLAYPORT	DP	INT EG AUX N	76 77 82
REQD	DP_INT_ML	DISPLAYPORT	DP	INT EG ML P<3..0>	76 82
REQD	DP_R5D	DISPLAYPORT	DP	INT EG ML N<3..0>	76 82
REQD	DP_R5D	DISPLAYPORT	DP	INT IG AUX P	5 82 85
REQD	DP_R5D	DISPLAYPORT	DP	INT IG AUX N	5 82 85
REQD	DP_INT_ML	DISPLAYPORT	DP	INT IG ML P<3..0>	5 82 85
REQD	DP_R5D	DISPLAYPORT	DP	INT IG ML N<3..0>	5 82 85
REQD	DP_EG_AUX	DISPLAYPORT	DP	TBTSNK0 EG AUXCH P	76 77
REQD	DP_EG_AUX	DISPLAYPORT	DP	TBTSNK0 EG AUXCH N	76 77 83
REQD	DP_EG_AUX	DISPLAYPORT	DP	TBTSNK1 EG AUXCH P	76 77 83
REQD	DP_EG_AUX	DISPLAYPORT	DP	TBTSNK1 EG AUXCH N	76 77 83
REQD	TBTSNK_AUXCH	DISPLAYPORT	DP	TBTSNK0 AUXCH P	28 89
REQD	TBTSNK_AUXCH	DISPLAYPORT	DP	TBTSNK0 AUXCH N	28 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK0 AUXCH C P	28 83
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK0 AUXCH C N	28 83 89
REQD	TBTSNK_AUXCH	DISPLAYPORT	DP	TBTSNK1 AUXCH P	28 89
REQD	TBTSNK_AUXCH	DISPLAYPORT	DP	TBTSNK1 AUXCH N	28 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK1 AUXCH C P	28 83 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK1 AUXCH C N	28 83 89
REQD	DP_TBT_ML	DISPLAYPORT	DP	TBTSNK0 ML P<3..0>	28 89
REQD	DP_TBT_ML	DISPLAYPORT	DP	TBTSNK0 ML N<3..0>	28 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK0 ML C P<3..0>	28 76 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK0 ML C N<3..0>	28 76 89
REQD	DP_TBT_ML1	DISPLAYPORT	DP	TBTSNK1 ML P<3..0>	28 89
REQD	DP_TBT_ML1	DISPLAYPORT	DP	TBTSNK1 ML N<3..0>	28 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK1 ML C P<3..0>	28 76 89
REQD	DP_R5D	DISPLAYPORT	DP	TBTSNK1 ML C N<3..0>	28 76 89

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
	HDMI	1.1.1 DIEREPAIR	GPU CLK TEST RC P	72
	HDMI	1.1.1 DIEREPAIR	GPU CLK TEST RC N	72
	GPU_CLK_TEST	1.1.1 DIEREPAIR	GPU CLK TEST P	72
	GPU_CLK_TEST	1.1.1 DIEREPAIR	GPU CLK TEST N	72
	HDMI_DATA	DE_85D	DISPLAYPORT HDMI EG DATA P<2..0>	76 81 82
	HDMI_DATA	DE_85D	DISPLAYPORT HDMI EG DATA N<2..0>	76 81 82
	HDMI_CLK	DE_85D	HDMI EG CLK P	76 81 82
	HDMI_CLK	DE_85D	HDMI EG CLK N	76 81 82