


marutiitexperts.com




3.CPU_DDI/EDP




PEGATRON		Title: CPU_DDI/EDP	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-HW RD Center-HW RD Div.2		Engineer: Allen_Kuo	
Size: A	Project Name: GL753VW	Rev: 1.0	
Date: Wednesday, September 07, 2016		Sheet: 3	of: 108



A








Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	WS1 [inches]	WS2 [inches]	R _{W1} (Q) [Q]	R _{W2} (Q) [Q]	R _{W3} (Q) [Q]	R _{W4} (Q) [Q]	VCC [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.6
VIDSOK							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	

[illegible]



546884_SKL_PDG_H_rev2_0 (p.622)
 Skylake processor will internally power gate the VDDQ rail, system context is in suspended-to-RAM state, and SKL PCH-LP placed in Deep Sx state. Therefore, unlike previous platform, there is no need to externally gate the VDDQ rail of the Processor.

Seq15. VCCSA

Seq13. VDDQ

Seq14. VccIO





Seq13. VccPLL_OC

Seq10. VCCST

Seq11. VCCSTG


Seq10. VCCPLL

+VCCSA 80
 +VCCIO 3,6,7,94
 +1P2V 5,7,16,24,57,83




marutiitexperts.com

Type-C





Type-C Conn.

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D1+	D1-	SBU1	Vbus	RX2+	RX2+	GND
GND	RX1+	RX1-	Vbus	SBU2	D2+	D2-	CC2	Vbus	TX2-	TX2-	GND
B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1



CC logic





PEGATRON

PEGATRON PROPRIETARY AND CONFIDENTIAL

BS1-HW RD Center-HW RD Div.2

Size

Project Name

Date:

Rev

Project Name

Wednesday, September 07, 2016

Title


THUNDERBOLT_HDMI redriver

Engineer:





Allen_Kuo



13

108




PEGATRON		Title: THUNDERBOLT_DP	
PEGATRON PROPRIETARY AND CONFIDENTIAL		Engineer: Allen_Kuo	
Size: GL753VW	Date: Wednesday, September 07, 2016	Rev: 1.0	Sheet 14 of 108






NOTE:
Place those cap close to CH A DIMM





NOTE:
Place those cap close to CH B DIMM

R1.2 20160728 EMI request
Mount C1805, C1806, C1807, C1843, C1844, C1845, C1846
(0.1 uF)



+1P2V_DUAL R2.0 20160913 EMI request
Add C1850~C1864 (reserved)




DDR4 SODIMM Power Plane Decoupling


Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder	1x 10 μ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD			

marutiitexperts.com

www.teknisi-indonesia.com




PCB_ID0	PCB_ID1	PCB_ID2	PCB_ID3	PCB_ID4	PCB_ID5	GPU_ID0	GPU_ID1
1: SATA SSD 0: PCIE SSD	1. AMIC 0. DMIC	1. Premium 0. Base	1: UMA 0: DSC	1: 2+2 0: 2+3e	1: SSD 0: nonSSD	1: N17P-G1 0: N17P-G0	1: TBD 0: TBD





marutiitexperts.com

23.PCH_AUDIO/CLK/I2C/UART














PEGATRON		Title: PCH_VSS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
B01-HW RD Center-HW RD Div.2		Engineer: Allen_Kuo	
Size: A4	Project Name: CL7531W	Rev: 1.0	
Date: Wednesday, September 07, 2016		Sheet: 27	of: 108


SPI ROM



SMBus








Anti-ghost-key

The diagram illustrates the PCB layout for an Anti-ghost-key circuit. Key components and connections include:


- Microcontroller (U3101A):** IT8176N-56A/BX, 06V380000038. Pins are connected to various components, including resistors (R3101, R3102, R3103, R3104, R3105, R3106, R3107, R3108, R3109, R3110, R3111, R3112, R3113, R3114, R3115, R3116, R3117, R3118, R3119, R3120, R3121, R3122, R3123, R3124, R3125, R3126, R3127, R3128, R3129, R3130, R3131, R3132, R3133, R3134, R3135, R3136, R3137, R3138, R3139, R3140, R3141, R3142, R3143, R3144, R3145, R3146, R3147, R3148, R3149, R3150, R3151, R3152, R3153, R3154, R3155, R3156, R3157, R3158, R3159, R3160, R3161, R3162, R3163, R3164, R3165, R3166, R3167, R3168, R3169, R3170, R3171, R3172, R3173, R3174, R3175, R3176, R3177, R3178, R3179, R3180, R3181, R3182, R3183, R3184, R3185, R3186, R3187, R3188, R3189, R3190, R3191, R3192, R3193, R3194, R3195, R3196, R3197, R3198, R3199, R3200) and capacitors (C3101, C3102, C3103, C3104, C3105, C3106, C3107, C3108, C3109, C3110, C3111, C3112, C3113, C3114, C3115, C3116, C3117, C3118, C3119, C3120, C3121, C3122, C3123, C3124, C3125, C3126, C3127, C3128, C3129, C3130, C3131, C3132, C3133, C3134, C3135, C3136, C3137, C3138, C3139, C3140, C3141, C3142, C3143, C3144, C3145, C3146, C3147, C3148, C3149, C3150, C3151, C3152, C3153, C3154, C3155, C3156, C3157, C3158, C3159, C3160, C3161, C3162, C3163, C3164, C3165, C3166, C3167, C3168, C3169, C3170, C3171, C3172, C3173, C3174, C3175, C3176, C3177, C3178, C3179, C3180, C3181, C3182, C3183, C3184, C3185, C3186, C3187, C3188, C3189, C3190, C3191, C3192, C3193, C3194, C3195, C3196, C3197, C3198, C3199, C3200).
- USB-to-UART Bridge (U3101B):** CH3101, 500kHz/100MHz. Pins are connected to the microcontroller and the USB connector.
- Keyboard Matrix (KB matrix):** Connected to the microcontroller via a USB connector (X3101).
- Power Supply:** +3V3 and GND connections are shown throughout the layout.
- Other Components:** Includes a USB connector (X3101), a USB-to-UART bridge (U3101B), and various passive components like resistors and capacitors.


[illegible]

Thermal Policy




R1.2 0108 Add for EC 6s reset(mount)






34.Transformer/RJ45



ALC233-VB2-CG CODEC




MIC2-VREFO


EXT MIC IN -


EXT FILE IN


Combo Jack



SPKR Conn.









<Variant Name>

PEGATRON		Title: DEBUG CON	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BGI-HW RD Center HW RD Div.2		Engineer: Allen_Kuo	
Size: A	Project Name: GL753VW	Rev: 1.0	
Date: Wednesday, September 07, 2016		Sheet: 44	of: 108



eDP




LCD VDDEN / +LED_VCC



Control Signal





Camera








546884_SKL_PDG_H_rev2_0 p631




The path from the processor should be AC coupled using 75~200 nF capacitor



UHD

HDMI



+3VS		+3VS	7,16,21,22,23,24,26,28,30,31,32,33,36,40,44,45,46,49,50,51,53,56,57,85,87,91,92,97
+5VS		+5VS	31,36,46,50,51,56,57,80,87,89,91,97
+12VS		+12VS	28,46,57,91


HDMI pin definition(Micro Type A)

- 1.TMDS Data2+
- 2.TMDS Data2- Shield
- 3.TMDS Data2-
- 4.TMDS Data1+
- 5.TMDS Data1- Shield
- 6.TMDS Data1-
- 7.TMDS Data0+
- 8.TMDS Data0- Shield
- 9.TMDS Data0-
- 10.TMDS Clock+
- 11.TMDS Clock Shield
- 12.TMDS Clock-
- 13.CEC
- 14.Reserve
- 15.SCL
- 16.SDA
- 17.DDC/CEC ground
- 18.+5V power
- 19.Hot plug detect


SATA Redriver for ODD

+3VS 7,16,21,22,23,24,26,28,30,31,32,33,36,40,44,45,46,48,50,51,53,56,57,85,87,91,92,97


Redriver IC close to connector



CPU Thermal Sensor



GPU Thermal Sensor




FAN_Module


HOUSING P/N:Molex 51021-8604
or EQUIVALENT

RED(紅)
BLUE(藍)
BLACK(黑)
YELLOW(黃)
UL3302 #28AWG OD=0.9mm
+:RED(紅), -:BLACK(黑)
3rd Wire:YELLOW(黃)
4th PWM:BLUE(藍)

DETAIL A



teknisi-indonesia



PEGATRON		Title: FAN/THERMAL
PEGATRON PROPRIETARY AND CONFIDENTIAL		Engineer: Allen_Kuo
Size: 8	Project Name: GL753VW	Rev: 1.0
Date: Monday, September 12, 2016	Sheet: 50	of 108

NGFF socket M
PCIEx4 SSD1





Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

[illegible]



Table 5 – Standard SATA connector (3.5 inch & 2.5 inch HDD)





	Name	Type	Description	Cable Usage #	Backlog #
Signal Segment	S1	Signal	Signal Segment Key	2 nd Male	2 nd Male
	S2	A+	+	2 nd Male	2 nd Male
	S3	A-	-	2 nd Male	2 nd Male
	S4	A+	Differential Signal Pair A	2 nd Male	2 nd Male
	S5	A-	Differential Signal Pair A	2 nd Male	2 nd Male
	S6	A+	Differential Signal Pair B	2 nd Male	2 nd Male
Power Segment	S7	B+	Differential Signal Pair B	2 nd Male	2 nd Male
	S8	B-	Differential Signal Pair B	2 nd Male	2 nd Male
	S9	+	Power Segment 1	1 st Female	2 nd Male
	S10	-	Power Segment 1	1 st Female	2 nd Male
	S11	+	Power Segment 2	2 nd Male	2 nd Male
	S12	-	Power Segment 2	2 nd Male	2 nd Male
	P1	Signal	Signal Segment Key	2 nd Male	2 nd Male
	P2	Refer	Refer	2 nd Male	2 nd Male
	P3	+	Ground (Pre-Charge)	1 st Male	1 st Male
	P4	-	Ground	1 st Male	1 st Male
	P5	+	Ground	1 st Male	1 st Male
	P6	-	Ground	1 st Male	1 st Male
Power Segment	P7	+	12V Pre-Charge	1 st Male	2 nd Male
	P8	-	12V Pre-Charge	1 st Male	2 nd Male
	P9	+	5V Power	1 st Male	2 nd Male
	P10	-	5V Power	1 st Male	2 nd Male
	P11	+	5V Power	1 st Male	2 nd Male
	P12	-	5V Power	1 st Male	2 nd Male
	P13	+	5V Power	1 st Male	2 nd Male
	P14	-	5V Power	1 st Male	2 nd Male
	P15	+	5V Power	1 st Male	2 nd Male
	P16	-	5V Power	1 st Male	2 nd Male
Power Segment	P17	+	5V Power	1 st Male	2 nd Male
	P18	-	5V Power	1 st Male	2 nd Male
	P19	+	5V Power	1 st Male	2 nd Male
	P20	-	5V Power	1 st Male	2 nd Male
	P21	+	5V Power	1 st Male	2 nd Male
	P22	-	5V Power	1 st Male	2 nd Male
Power Segment	P23	+	5V Power	1 st Male	2 nd Male
	P24	-	5V Power	1 st Male	2 nd Male
	P25	+	5V Power	1 st Male	2 nd Male
	P26	-	5V Power	1 st Male	2 nd Male
	P27	+	5V Power	1 st Male	2 nd Male
	P28	-	5V Power	1 st Male	2 nd Male
Power Segment	P29	+	5V Power	1 st Male	2 nd Male
	P30	-	5V Power	1 st Male	2 nd Male
	P31	+	5V Power	1 st Male	2 nd Male
	P32	-	5V Power	1 st Male	2 nd Male
	P33	+	5V Power	1 st Male	2 nd Male
	P34	-	5V Power	1 st Male	2 nd Male
Power Segment	P35	+	5V Power	1 st Male	2 nd Male
	P36	-	5V Power	1 st Male	2 nd Male
	P37	+	5V Power	1 st Male	2 nd Male
	P38	-	5V Power	1 st Male	2 nd Male
	P39	+	5V Power	1 st Male	2 nd Male
	P40	-	5V Power	1 st Male	2 nd Male
Power Segment	P41	+	5V Power	1 st Male	2 nd Male
	P42	-	5V Power	1 st Male	2 nd Male
	P43	+	5V Power	1 st Male	2 nd Male
	P44	-	5V Power	1 st Male	2 nd Male
	P45	+	5V Power	1 st Male	2 nd Male
	P46	-	5V Power	1 st Male	2 nd Male
Power Segment	P47	+	5V Power	1 st Male	2 nd Male
	P48	-	5V Power	1 st Male	2 nd Male
	P49	+	5V Power	1 st Male	2 nd Male
	P50	-	5V Power	1 st Male	2 nd Male
	P51	+	5V Power	1 st Male	2 nd Male
	P52	-	5V Power	1 st Male	2 nd Male

SATA HDD



SATA ODD





NGFF 2230 Key A_slot A(WIFI)




Table 44. Socket 1-DP Pin-Out Diagram (Mechanical Key A) On Platform

74	3.3V	GND	75
72	3.3V	REFCLKn1	73
70	PEWAKE1# (I/O)(0/3.3V)	REFCLKp1	71
68	CLKREQ1# (I/O)(0/3.3V)	GND	69
66	PERST1# (O)(0/3.3V)	PERn1	67
64	RESERVED	PERp1	65
62	ALERT# (I)(0/3.3V)	GND	61
60	I2C_CLK (O)(0/3.3V)	PETn1	61
58	I2C_DATA (O)(0/3.3V)	PETp1	59
56	W_DISABLE1# (O)(0/3.3V)	GND	57
54	W_DISABLE2# (O)(0/3.3V)	PEWAKE0# (I/O)(0/3.3V)	55
52	PERST0# (O)(0/3.3V)	CLKREQ0# (I/O)(0/3.3V)	53
50	SUSCLK1(32kHz) (O)(0/3.3V)	GND	51
48	COEX1 (I/O)(0/1.8V)	REFCLKn0	49
46	COEX2 (I/O)(0/1.8V)	REFCLKp0	47
44	COEX3 (I/O)(0/1.8V)	GND	45
42	VENDOR DEFINED	PERn0	43
40	VENDOR DEFINED	PERp0	41
38	VENDOR DEFINED	GND	39
36	GND	PETn0	37
34	DP_MLdp	PETp0	35
32	DP_MLn	GND	33
30	GND	DP_HPD (I/O)(0/3.3V)	31
28	DP_MLdp	DP_ML2p	27
26	DP_MLn	DP_ML2n	25
24	GND	GND	23
22	DP_AUXp	DP_ML3p	21
20	DP_AUXn	DP_ML3n	19
18	GND	MLDIR Sense (I)	17
16	LED2# (I)(OD)	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
6	LED1# (I)(OD)	GND	7
4	3.3V	USB_D+	5
2	3.3V	USB_D-	3
		GND	1

Table 45. Socket 1-SD Pin-Out Diagram (Mechanical Key E) On Platform

74	3.3V	GND	75
72	3.3V	RESERVED/REFCLKn1	73
70	UIM_POWER_SRC/GPIO1/PEWAKE1#	RESERVED/REFCLKp1	71
68	UIM_POWER_SNK/CLKREQ1#	GND	69
66	UIM_SWP/PERST1#	RESERVED/PERn1	67
64	RESERVED	RESERVED/PERp1	65
62	ALERT# (I)(0/3.3V)	GND	61
60	I2C_CLK (O)(0/3.3V)	RESERVED/PETn1	61
58	I2C_DATA (O)(0/3.3V)	RESERVED/PETp1	59
56	W_DISABLE1# (O)(0/3.3V)	GND	57
54	W_DISABLE2# (O)(0/3.3V)	PEWAKE0# (I/O)(0/3.3V)	55
52	PERST0# (O)(0/3.3V)	CLKREQ0# (I/O)(0/3.3V)	53
50	SUSCLK1(32kHz) (O)(0/3.3V)	GND	51
48	COEX1 (I/O)(0/1.8V)	REFCLKn0	49
46	COEX2 (I/O)(0/1.8V)	REFCLKp0	47
44	COEX3 (I/O)(0/1.8V)	GND	45
42	VENDOR DEFINED	PERn0	43
40	VENDOR DEFINED	PERp0	41
38	VENDOR DEFINED	GND	39
36	UART RTS (O)(0/1.8V)	PETn0	37
34	UART CTS (I)(0/1.8V)	PETp0	35
32	UART TXD (O)(0/1.8V)	GND	33
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
22	UART RXD (I)(0/1.8V)	SDIO RESET# (O)(0/1.8V)	23
20	UART WAKE# (I)(0/3.3V)	SDIO WAKE# (I)(0/3.3V)	21
18	GND	SDIO DATA3 (I/O)(0/3.3V)	19
16	LED2# (I)(OD)	SDIO DATA2 (I/O)(0/1.8V)	17
14	PCM_OUT/125 SD_OUT (O)(0/1.8V)	SDIO DATA1 (I/O)(0/1.8V)	15
12	PCM_IN/125 SD_IN (I)(0/1.8V)	SDIO DATA0 (I/O)(0/1.8V)	13
10	PCM_SYNC/125 WS (O)(0/1.8V)	SDIO CMD0 (I/O)(0/1.8V)	11
8	PCM_CLK/125 SCK (O)(0/1.8V)	SDIO CLK (O)(0/3.3V)	9
6	LED1# (I)(OD)	GND	7
4	3.3V	USB_D+	5
2	3.3V	USB_D-	3
		GND	1




PEGATRON DT-MB RESTRICTED SECRET


<Variant Name>	
PEGATRON Title LEFT USB3 CONN.	
PEGATRON PROPRIETARY AND CONFIDENTIAL Allen_Kuo	
DT-MB RESTRICTED SECRET Engineer:	
Size	Project Name
Wednesday, September 07, 2016	GL753VW
Date:	Sheet 55 of 108

+5VSUS 26,31,51,81
+5VS 31,36,46,48,50,51,57,80,87,89,91,97


Power LED




Airplane mode LED




Charger LED




Caps Lock LED



HDD LED



MB LED Placement Left-->Right




marutiitexperts.com

60.BATT CON/AC IN


BATTERY CONNECTOR

Battery
PIN 1: Pack+
PIN 2: Pack+
PIN 3: Pack+
PIN 4: SMBus Clock
PIN 5: SMBus Data
PIN 6: Pack-
PIN 7: Pack-
PIN 8: Pack-





AC IN CONNECTOR

Adaptor
120W



PEGATRON		Title: BATT CON/AC IN	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Size: A		Engineer: Allen_Kuo	
Project Name: GL733VW		Rev: 1.0	
Date: Wednesday, September 07, 2016		Sheet 60 of 108	






<Variant Name>


PEGATRON		Title : TPM	
BG1-HW RD Center-HW RD Div.2		Engineer: Allen_Kuo	
Size A4	Project Name GL753VW		Rev 1.0
Date: Wednesday, September 07, 2016		Sheet	62 of 108

65.NUT,Screw hole,Tooling hole


CPU NUT




GPU NUT




PCH NUT



Hall Sensor Brd NUT



SSD NUT







TOP: phi 8 drill 3
BOT: phi 8 drill 3


TOP: Square 8 drill 3
BOT: phi 8 drill 3

TOP: Square 10 drill 3
BOT: phi 8 drill 3

TOP: Square 10 drill 3
BOT: Square 10 drill 3




NPTH_2.5phi



NPTH_8phi




NPTH_2.5 x 3 phi



NPTH_2.5 x 2.9 phi




IO BD CONN. (MB SIDE)





+3V	24,45,53,57,68,91
+3VA	25,30,31,57,74,81,88,91,93
+5V	7,12,52,57,91

Need check pin define




MB Side USB Re-driver (move to IO_BD side)


Hall sensor Conn. (MB SIDE)



pin1_MB
Top view





pin1_DB
Top view





EC processing time (3ms~33ms)



For Intel power sequence requestment
ALL_SYS_PWRGD to Delay_ALL_SYS_PGD >2ms
Delay By EC(2ms)+ EC processing time (3ms~33ms)





For shut down Sequence Tpl17 < 1us
Due to PDG1.2 Figure 43-5. SYS_PWROK
drop after PM_SUSB# before CPU_VRON
to add this solution



delay by EC, delay circuit no longer needed

VGA_AON +1.0VS_VGA 74.75,86
+1.0VS_VGA 57,85






PCIENB_RXP[0..15]
PCIENB_RXN[0..15]
PCIENB_RXP[0..15]
PCIENB_RXN[0..15]

PCIENB_RXP0	C70311	2	0.22UF/10V	PCIENB_RXP0_C	AH11
PCIENB_RXN0	C70321	2	0.22UF/10V	PCIENB_RXN0_C	AH12
PCIENB_RXP1	C70331	2	0.22UF/10V	PCIENB_RXP1_C	AH13
PCIENB_RXN1	C70341	2	0.22UF/10V	PCIENB_RXN1_C	AH14
PCIENB_RXP2	C70351	2	0.22UF/10V	PCIENB_RXP2_C	AH15
PCIENB_RXN2	C70361	2	0.22UF/10V	PCIENB_RXN2_C	AH16
PCIENB_RXP3	C70371	2	0.22UF/10V	PCIENB_RXP3_C	AH17
PCIENB_RXN3	C70381	2	0.22UF/10V	PCIENB_RXN3_C	AH18
PCIENB_RXP4	C70391	2	0.22UF/10V	PCIENB_RXP4_C	AH19
PCIENB_RXN4	C70401	2	0.22UF/10V	PCIENB_RXN4_C	AH20
PCIENB_RXP5	C70411	2	0.22UF/10V	PCIENB_RXP5_C	AH21
PCIENB_RXN5	C70421	2	0.22UF/10V	PCIENB_RXN5_C	AH22
PCIENB_RXP6	C70431	2	0.22UF/10V	PCIENB_RXP6_C	AH23
PCIENB_RXN6	C70441	2	0.22UF/10V	PCIENB_RXN6_C	AH24
PCIENB_RXP7	C70451	2	0.22UF/10V	PCIENB_RXP7_C	AH25
PCIENB_RXN7	C70461	2	0.22UF/10V	PCIENB_RXN7_C	AH26
PCIENB_RXP8	C70471	2	0.22UF/10V	PCIENB_RXP8_C	AH27
PCIENB_RXN8	C70481	2	0.22UF/10V	PCIENB_RXN8_C	AH28
PCIENB_RXP9	C70491	2	0.22UF/10V	PCIENB_RXP9_C	AH29
PCIENB_RXN9	C70501	2	0.22UF/10V	PCIENB_RXN9_C	AH30
PCIENB_RXP10	C70511	2	0.22UF/10V	PCIENB_RXP10_C	AH31
PCIENB_RXN10	C70521	2	0.22UF/10V	PCIENB_RXN10_C	AH32
PCIENB_RXP11	C70531	2	0.22UF/10V	PCIENB_RXP11_C	AH33
PCIENB_RXN11	C70541	2	0.22UF/10V	PCIENB_RXN11_C	AH34
PCIENB_RXP12	C70551	2	0.22UF/10V	PCIENB_RXP12_C	AH35
PCIENB_RXN12	C70561	2	0.22UF/10V	PCIENB_RXN12_C	AH36
PCIENB_RXP13	C70571	2	0.22UF/10V	PCIENB_RXP13_C	AH37
PCIENB_RXN13	C70581	2	0.22UF/10V	PCIENB_RXN13_C	AH38
PCIENB_RXP14	C70591	2	0.22UF/10V	PCIENB_RXP14_C	AH39
PCIENB_RXN14	C70601	2	0.22UF/10V	PCIENB_RXN14_C	AH40
PCIENB_RXP15	C70611	2	0.22UF/10V	PCIENB_RXP15_C	AH41
PCIENB_RXN15	C70621	2	0.22UF/10V	PCIENB_RXN15_C	AH42

U7001A	1/18 PCI EXPRESS
NC42	NC

PEX_IOVDD	AG19	PEX_IOVDD
PEX_IOVDD0	AG21	
PEX_IOVDD1	AG22	
PEX_IOVDD2	AG24	
PEX_IOVDD3	AH21	
PEX_IOVDD4	AH25	
PEX_IOVDD5		
PEX_IOVDD6		



NVIDIA Design Guide
DG-06803-001_v03 P.51
PEX_IOVDD/Q
Under GPU
1.0uF x4 (0402)
Near GPU
4.7uF x2 (0603)
Between GPU and Power
10uF x4 (0805)
22uF x4 (0805)

NVIDIA Design Guide
DG-06803-001_v03 P.52
PEX_SVDD/PLL_HVDD
Near GPU
0.1uF x1 (0402)
4.7uF x2 (0603)

NVIDIA Design Guide
DG-07158-001_v05 P.52
PEX_PLLVDD
Under GPU
0.1nF x1 (0402)
Near GPU
1.0uF x1 (0603)
4.7uF x1 (0805)

VDD_SENSE	L4	NVDD_SENSE	87
GND_SENSE	L5	NVDD_GND_SENSE	87

GP1022
3V3AUX_NC
P8


PEX_TSTCLK_OUT	AJ26	PEX_TSTCLK+	R7002	1	2	2000hm
PEX_TSTCLK_OUT_N	AK26	PEX_TSTCLK-				


PEX_PLVDD
AG26






NPVTTAG SE
TESTMODE
AK11 GPU_TESTMODE 1 R7004 2
10KOhm /VGA

PEX_TERM
AP29 PEX_TERM 1 R7003 2 /VGA
2.49KOhm 1%


I2C_Port	Module	DEVICE	7-bit addr
I2C_0	TOUCH PAD		
I2C_1			
SMBUS			
	DDR Channel A(CON1601)		
	DDR Channel B(CON1701)		
SMBUS0 (EC)	BATTERY		0X0B
	CHARGE IC	BQ24735RGRR	0X09
SMBUS1 (EC)			
	THERMAL-SENSOR	G781P8F	0X4C
	GPU	N16P-GX	0X4B








R1.2 20160728 EMI request
R2.0 20160912 Un-mount R7462, Q7403 NV confirmed GPIO9 disabled in N17P-series




R1.1 0704 R7424 change from 10K to 100K PEX_RST# voltage level issue










marutiitexperts.com

VGA_Main 57,70,71,72,75,91
VGA_AON 70,75,86



GC6 2.1







MEMORY : FBA Partition 31:0 (Normal)
MEMORY : FBA Partition 63:32 (Mirror)

GDDR5 Mode H Mapping


GB2B-64		GB2B-64	
GB4B-128	Ch0 0..31	GB4B-128	Ch1 32..63
GB4C-128		GB4C-128	
CMD0	CS*	CMD16	CS*
CMD1	A3 BA3	CMD17	A3 BA3
CMD2	A2 BA0	CMD18	A2 BA0
CMD3	A4 BA2	CMD19	A4 BA2
CMD4	A5 BA1	CMD20	A5 BA1
CMD5	WE*	CMD21	WE*
CMD6	A7 A8	CMD22	A7 A8
CMD7	A6 A11	CMD23	A6 A11
CMD8	AB1*	CMD24	AB1*
CMD9	A12 RFU	CMD25	A12 RFU
CMD10	A0 A10	CMD26	A0 A10
CMD11	A1 A9	CMD27	A1 A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*



GDDR5 Mode H Mapping



71 F

+5V0 & +3V0 POWER SUPPLY




Deep S3--- +5VSUS
EC ---5VSUS_PWRON----+5VSUS
This instant +3VSUS OFF
Normal S3 4se VSUS_ON ----3&5V


ABBA Rule



marutiitexperts.com



+2.5V POWER SUPPLY



1.0VS_VGA(+1P0V_GPU) POWER SUPPLY

R8503 need to change Voltage 1V & 1.05V


+1.0VS_VGA

	N16P-GX	N17P-G1
EDP	2.9A	TBD
TDC	2.57A	3A

Voltage	1.05V	1V
---------	-------	----



R8503=113K-->Vtyp.=1.052V; Vmax.=1.077V; Vmin.=1.027V

R8503=100K-->Vtyp.=1V; Vmax.=1.023V; Vmin.=0.977V



N16P-GX-->VO=1.05V; R8503=113K (10V220000401); Vout=FB *(1+ (R8503 / R8502))
N17P-G1-->VO=1V; R8503=100K (10V220000004); VFB=0.6V;T=1.5%

+1.8V POWER SUPPLY



(N17)VGA_CORE POWER SUPPLY



N16P-GX follow DG-07269

N16P-GX


N17P-G0(G1) follow DA-07933

Config A		Config B		Config	
R8700	39K	20K	R8700	6.19K	
R8701	39K	20K	R8701	20.5K	
R8702	1.5K	2K	R8702	4.32K	
R8704	30K	18K	R8704	16.5K	
R8705	1.5K	0	R8705	309	
C8700	1.5nF	2.7nF	C8700	4.7nF	
Vmin	0.6V	0.6V	Vmin	0.3V	
Vmax	1.2V	1.2V	Vmax	1.3V	
Vboot	0.875V	0.9V	Vboot	0.8V	
VSTB	6.25mV	6.25mV	VSTB	6.25mV	


	Config
R8700	6.19K
R8701	20.5K
R8702	4.32K
R8704	16.5K
R8705	309
C8700	4.7nF
Vmin	0.3V
Vmax	1.3V
Vboot	0.8V
VSTB	6.25mV



VGA_PSI#	VO_action
0 ~ 0.4V	1 Phase DEM
0.8 ~ 1V	1 Phase FCCM
1.4 ~ 5.5V	Active phase (2or 3 Phase)FCCM



teknisi-indonesia



ESR<3mohm; Ripple:<20mV (Max.<30mV)


EE:N16-->(330uF/2V, 6m ohm) *1pcs

EE:N17-->(330uF/2V, 6m ohm) *2pcs

	R8751	R8752	R8720	R8719	R8718	R8716	R8753	R8754	R8755			
2Phase (Phase3 parts open)	5.76k	10ohm	NC	NC	NC	100k	10k	0ohm				
3Phase	NC	NC	10k	10k	10k	NC	NC	NC	NC			

marutiexperts.com

BATTERY CHARGER




Charger Vendor	TI
Charger P/N	BQ24735RGRR
Support Hybrid Boost?	YES
Adapter capacity	120W
Active/Release Point (Hybrid Boost)	Active - 115.56W Release - 100.44W
Enable condition Disable condition	RSOC>40% RSOC<30%

narutiitexperts.com

	N16P-GX	N17P-G1	N17P-G0
EDP	11.41A	20A	20A
TDC	8.75A	11A	11A

(Typ:1.35V ; Max:1.372V ; Min:1.327V)


JP8901
3MM_OPEN_5MIL




BATTERY IN DETECT

PEGATRON		Title :POWER_Detect	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Benson_Lin	
Size	Project Name	Rev	
Custom	GL753VD	Rev	
Date: Monday, September 12, 2016		90	24
Sheet		of	


SUSC#_PWR POWER




SUSB#_PWR POWER Control



SUSC#_PWR POWER Control




DSC_VGA_PWR POWER Control




+3VS_VGA

	N16P-GX	N17P-G1
EDP	TBD	X
TDC	0.34A	X




SUSB#_PWR POWER




+3VS_VGA

	N16P-GX	N17P-G1
EDP	X	TBD
TDC	X	1A



marutiitexperts.com



+AC_BAT_SYS → +AC_BAT_SYS 45,80,81,82,83,87,88,89,94,97

+BAT_CON → +BAT_CON 60,88

+5VA → +5VA 81

+3VA → +3VA 25,30,31,57,66,74,81,88,91

+5VO → +5VO 81,82,83,84,85,88,91,94,95

+3VO → +3VO 81,86,91,95

+1.5VO → +1.5VO 95

+5VSUS → +5VSUS 26,31,51,56,81

+3VSUS → +3VSUS 7,21,23,24,26,28,30,31,33,36,44,68,74,81,92,97

+3V → +3V 24,45,53,57,66,68,91

+5VS → +5VS 31,36,46,48,50,51,56,57,80,87,89,91,97


+3VS → +3VS 7,16,21,22,23,24,26,28,30,31,32,33,36,40,44,45,46,48,49,50,51,53,56,57,85,87,91,92,97

+1.5VS → +1.5VS 36,95

+VCORE → +VCORE 9,80

+VCCIO → +VCCIO 3,6,7,10,94

FOR POWER TEST



PEGATRON		Title : POWER_Signal	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Benson_Lin	
Size Custom	Project Name	GL753VD	Rev A00
Date:	Monday, September 12, 2016	93	24
Sheet		of	

VCCIO(0.95V) POWER SUPPLY

teknisi-indonesia

IC Spec.:I limit = 11-0.5delta_I
(Typ:0.95V ; Max:0.962V ; Min:0.937V)

TDC=4.4A

(0.95V0)

OCP > 8A

+VCCIO
TDC :4.4A
Frequency :519KHz

0.44A(4S1P)


VRef=0.6V +/-1%

Vout=0.8*(1+(R1/R2))
0.8V +/- 1%

1.008V:R1=5.10K, R2=19.6K
1.009V:R1=5.23K, R2=20K
1.359V:R1=13.7K, R2=19.6K
1.360V:R1=14K, R2=20K
1.512V:R1=17.8K, R2=20K
1.510V:R1=17.4K, R2=19.6K

marutiitexperts.com

1.5V POWER SUPPLY



$$V_{out} = V_{ref} * (1 + (R1 / R2))$$

Vref=0.8V +- 2%

+NVVDDS POWER SUPPLY

N17P-G0(G1) follow DA-07933

	Config
R9723	6.19K
R9721	20.5K
R9716	4.32K
R9713	16.5K
R9741	309
C9720	4.7nF
Vmin	0.3V
Vmax	1.3V
Vboot	0.8V
VSTB	6.25mV

	PSI Voltage Setting	Operation Phase Number
1phase with DEM	0V to 0.4V	
1phase with CCM	0.7V to 0.88V	
2phase with DEM	1.08V to 1.35V	
2phase with CCM	1.6V to 5.5V	

+NVVDDS

	N16P-GX	N17P-G0	N17P-G1
EDP	X	16A	18A
TDC	X	12A	13A

OCP:50A

EDP=42A
TDC=19A

EE:N17-->(330uF/2V, 6m ohm) *1pcs
POWER:N17-->(560uF/2.5V, 20m ohm) *2pcs

Total :ESR=3.7 mohm


teknisi-indonesia

marutiitexperts.com



Power On Sequence Diagram G3-S0 R0.1 (non-Deep Sx)

Power On Sequence

1 → 20






USB2.0




USB3.0

SB Side USB Re-driver





pin1_DB
Top view




LDJ01
pin1:LID_SW#_H
pin3:GND_H
pin5:+3VA_H


CON6602
pin2:LID_SW#
pin4:GND
pin6:+3VA



pin1_MB
Top view



LID Switch



PEGATRON		Title : Power SW Board
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1-HW RD Center-HW RD Div.2-HW RD Dept.2-RD Sec.3		Engineer: Daniel Szu
Size A	Project Name GL553VW	Rev 1.1
Date: Wednesday, September 07, 2016		Sheet 101 of 99







Table 5 – Standard SATA connector (3.5 inch & 2.5 inch HDD)

	Name	Type	Description	Cable Usage ^{a,b}	Backplane Usage ^c
Signal Segment	Signal Segment Key				
	S1	GND	Ground	1 st Mate	2 nd Mate
	S2	A+	Differential Signal Pair A	2 nd Mate	3 rd Mate
	S3	A-		2 nd Mate	3 rd Mate
	S4	GND	Ground	1 st Mate	2 nd Mate
	S5	B-	Differential Signal Pair B	2 nd Mate	3 rd Mate
	S6	B+		2 nd Mate	3 rd Mate
	S7	GND	Ground	1 st Mate	2 nd Mate
Signal Segment "L"					
Central Connector Gap ^d					
Power Segment	Power Segment "L"				
	P1	Retired ^{e,f}		2 nd Mate	3 rd Mate
	P2	Retired ^{e,f}		2 nd Mate	3 rd Mate
	P3	DEVSLP ^g	Enter/Exit DevSleep	1 st Mate	2 nd Mate
	P4	GND	Ground	1 st Mate	1 st Mate
	P5	GND	Ground	1 st Mate	2 nd Mate
	P6	GND	Ground	1 st Mate	2 nd Mate
	P7	V ₅	5 V Power, Pre-charge	1 st Mate	2 nd Mate
	P8	V ₅	5 V Power	2 nd Mate	3 rd Mate
	P9	V ₅	5 V Power	2 nd Mate	3 rd Mate
	P10	GND	Ground	1 st Mate	2 nd Mate
	P11	DAS/DSS/DH	Device Activity Signal / Disable Staggered Spinup/ Direct Head Unload / Vendor Specific ^h	2 nd Mate	3 rd Mate
	P12	GND	Ground	1 st Mate	1 st Mate
	P13	V ₁₂	12 V Power, Pre-charge	1 st Mate	2 nd Mate
	P14	V ₁₂	12 V Power	2 nd Mate	3 rd Mate
	P15	V ₁₂	12 V Power	2 nd Mate	3 rd Mate
Power Segment Key					

^a For specific optional usage of pin P11 (see 6.13).
^b Although the mate order is shown, hot plugging is not supported if using the cable connector receptacle.
^c All mate sequences assume zero angular offset between connectors.
^d The signal segment and power segment may be separate.
^e Previous versions of this specification assigned 3.3 V to pins P1, P2 and P3. In addition, device plug pins P1, P2 and P3 were required to be bused together.
^f It is recommended to have P1 and P2 connected together for the purpose of legacy functionality. Pin P3 should be a no connect if DEVSLP is not implemented.

Table 15 – Slimline device plug connector pin definition

	Name	Type	Description	Cable Usage ^{a,b}	Backplane Usage ^c
Signal Segment	Refer to Table 5.				
Signal Segment "L"					
Central Connector Gap					
Power Segment "L"					
Power Segment	P1	DP	Device Present	3 rd mate	3 rd mate
	P2	+5 V ^e		2 nd mate	2 nd mate
	P3	+5 V ^e		2 nd mate	2 nd mate
	P4	MD/DA	Manufacturing Diagnostic/Device Attention ^f	2 nd mate	2 nd mate
	P5	Gnd ^g	Ground	1 st mate	1 st mate
	P6	Gnd ^g	Ground	1 st mate	1 st mate
Power Segment Key					
^a All pins are in a single row with 1.00 mm (0.039 inch) pitch on the power segment portion.					
^b Ground pins in the Serial ATA Slimline device plug power segment (connector pins P5 and P6) shall be bussed together on the Serial ATA Slimline device.					
^c The connection between the Serial ATA Slimline device signal ground and power ground is vendor specific.					
^d The DP and MD/DA signals shall be referenced to the power portion ground pins, P5 and P6.					
^e The 5 V power delivery pins in the Serial ATA Slimline device plug power segment (connector pins P2 and P3) shall be bussed together in the Serial ATA Slimline device.					

Title			<Title>
Size B	Document Number	Rev	<Rev/Code>
Date:	Wednesday, September 07, 2016	Sheet	102 of 99

Skylar

Rs2 & Rpu2 Resistance need to close VR controller

	+VCORE	+VCCGT	+VCCS
EDP	68A	55A	11.1A
TDC	50A	39A	10A

VID1 : 0.9V
VID2 : 0.6V
VID3 : 0.3V
Vboot : 0V
LL=2.65mohm

+VCCGT(H-line42_45W)
TDC :39A
EDC(Icmax):55
QCP=66.2A
Frequency :583kHz
PWR Cap. :660uF(22uF*30pcs)+
470uF(470uF*1pcs)
Total Cap.:1130uF

R8039 & R8084 100Kohm
 15.8k ohm R series with 100k NTC to trip VR_HOT# is in 110 deg C
 100 deg C trip VR_HOT#,R series is 14.3k ohm
 120 deg C trip VR_HOT#,R series is 16.9k ohm

	Rs2	Rpu2
VIDALERT#	10 ohm	100 ohm
VIDSCLK	50 ohm	45 ohm
VIDSOUT	0 ohm	Empty

